TRUE Dual Port BRAM

Block diagram:




Figure 1: Block diagram

Verilog code:

```
module true_dualPort_BRAM(
input clkA,clkB,weA,weB,
input [13:0] addrA, addrB,
input [31:0] dinA, dinB,
output reg [31:0] doutA, doutB
);
(* ram_type = "block" *)
reg [31:0] mem [0:16384];

always @(posedge clkA) begin
if (weA) begin
mem[addrA]<= dinA;
end
doutA<=mem[addrA];
```

```
always @(posedge clkB) begin
if (weB) begin
mem[addrB]<= dinA;
end
doutB<=mem[addrB];
end</pre>
```

endmodule

Schematics:




Figure 2: RTL Schematic




Figure 3: Synthesized schematic

Obseravation: Based on the give requrirement that is 32 bit width and 16K bit depth, 32*16Kb = 524288 bits (512 Kb). Therefore number of 36K block ram is 524288/36864 = 15 blocks.

Logic tables:

1.	Slice	Logic

+				+.		+.						
1	Site Type	İ	Used	 -	Fixed	 -	Prohibited	1	Available	İ	Util%	ļ
i	Slice LUTs*	i	0	İ	0	İ	0	İ	53200	i	0.00	i
1	LUT as Logic	I	0	I	0	1	0	1	53200	I	0.00	I
1	LUT as Memory	I	0	I	0	I	0	I	17400	I	0.00	I
1	Slice Registers	1	0	I	0	I	0	1	106400	I	0.00	1
1	Register as Flip Flop	I	0	I	0	I	0	I	106400	I	0.00	I
- 1	Register as Latch	I	0	I	0	I	0	1	106400	I	0.00	1
1	F7 Muxes	I	0	I	0	1	0	I	26600	I	0.00	I
١	F8 Muxes	I	0	l	0	I	0	1	13300	I	0.00	I

Figure 4: Slice logic table

2. Memory

+		+		+-		+	+		+
1	Site Type						-	Available U	
+		+		+-		+	+		+
1	Block RAM Tile	I	16	I	0	0	I	140 1	1.43
1	RAMB36/FIFO*	I	16	I	0	0	I	140 1	1.43
I	RAMB36E1 only	I	16	I		I	I	1	1
1	RAMB18	I	0	I	0	0	I	280	0.00

Figure 5: Memory table