(8:3) Priority Encoder




Figure 1: Block diagram and Truth table

Verilog Code:

```
module priority_encoder( input [7:0] D, output reg [2:0] y);

always @(D) begin

casex(D)

8'b00000001: y = 3'b000;

8'b000001x: y = 3'b001;

8'b00001xx: y = 3'b010;

8'b0001xxx: y = 3'b011;

8'b0001xxxx: y = 3'b100;

8'b001xxxxx: y = 3'b101;

8'b01xxxxxx: y = 3'b111;

default : y = 3'bxxx;

endcase

end
```

endmodule

Alternate approach:

```
\label{eq:module priorityEncoder} \begin{tabular}{ll} module priorityEncoder(input [7:0] I, output [2:0] Y); \\ assign Y[0] = (((~I[6])&((~I[4]&I[3])|(~I[4]&~I[2]&I[1]))|I[5])|I[7]); \\ assign Y[1] = (~I[5]&~I[4])&(I[2]|I[3])|I[6]|I[7]; \\ assign Y[2] = (I[4]|I[5]|I[6]|I[7]); \\ endmodule \end{tabular}
```

RTL Synthesis Schematic:





Figure 2: RTL Schematic

Synthesized Schematic:



Look Up Tables:

Cell	Cell Properties						
Y	OBU	F[0]_	inst_i_1				
12	11	10	O=I0 + I1 + I2				
0	0	0	0				
0	0	1	1				
0	1	0	1				
0	1	1	1				
1	0	0	1				
1	0	1	1				
1	1	0	1				
1	1	1	1				

Figure 4: LUT 3




Figure 5: LUT 5




Figure 3: LUT 4

Y	OBL	JF[1]_	inst_i	_1		
15	14	13	12	11	10	O=I4 + II4 & I5 + II0 & I1 & II3 & II5 + II0 & I2 & II3 & II5
0	0	0	0	0	0	0
0	0	0	0	0	1	0
0	0	0	0	1	0	1
0	0	0	0	1	1	0
0	0	0	1	0	0	1
0	0	0	1	0	1	0
0	0	0	1	1	0	1
0	0	0	1	1	1	0
0	0	1	0	0	0	0
0	0	1	0	0	1	0
0	0	1	0	1	0	0
0	0	1	0	1	1	0
0	0	1	1	0	0	0
0	0	1	1	0	1	0
0	0	1	1	1	0	0
0	0	1	1	1	1	0
0	1	0	0	0	0	1
0	1	0	0	0	1	1
0	1	0	0	1	0	1
0	1	0	0	1	1	1
0	1	0	1	0	0	1

Figure 6: LUT 6