# Estimation of LUT's using given function

## Given function: a &b | c ^ d & e| f ^ g & h

### Verilog code:

```
module EstimationOf_LUT_for_a_given_function(
  input a,b,c,d,e,f,g,h,
  output y
  );
  assign y = a&b|c^d&e|f^g&h;
endmodule
```

Schematics:




Figure 1: RTL Schematic




Figure 2: Sythesized schematic

#### Verilog code:

```
module EstimationOf_LUT_for_a_given_function(
  input a,b,c,d,e,f,g,h,
  output y
  );
  assign y = a&b|c^d&e|f^g&h;
endmodule
```

#### Two LUT's are being used – LUT3 and LUT6

#### LUT's:




Figure 3: LUT6

y_OBUF_inst_i_1			
12	11	10	O=I0 & I1 + I2
O	0	O	0
0	O	1	0
0	1	O	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Figure 4: LUT3




Figure 5: Slice usage

Total number of slice LUT's = 2