Single port BRAM

Question: Design single port BRAM, of depth 2048 bits and width 16 bits, how many 36K BRAM does it consume?

Verilog code:

```
module singlePort_BRAM(
input clk,
input we,
input [10:0] addr,
input [15:0] din,
output reg [15:0] dout
);
(* ram_type="block" *)
reg [15:0] mem [0:2047];
always @(posedge clk) begin
if (we) begin
mem[addr]<=din;
end
dout <= mem[addr];
end
```

Schematics:

endmodule




Figure 1: RTL Schematic




Figure 2: Synthesized Schematic

Observation: One block of 36Kb BRAM (RAMB36E1) is sufficient, as the total bits is 16*2048 = 32768 bits, which is less than total bits of RAMB36E1 i.e, 36*1024=36864 bits.

Logic tables: 1. slice Logic

Site Type	1	Used	1	Fixed	1	Prohibited	1	Available	1	Util%	
Slice LUTs*	i	0	i	0	i	0	i	53200	i	0.00	
LUT as Logic	1	0	I	0	1	0	1	53200	1	0.00	,
LUT as Memory	1	0	1	0	1	0	1	17400	1	0.00	
Slice Registers	1	0	I	0	1	0	1	106400	1	0.00	
Register as Flip Flop	1	0	1	0	1	0	1	106400	1	0.00	
Register as Latch	1	0	ı	0	1	0	1	106400	1	0.00	
F7 Muxes	1	0	1	0	1	0	1	26600	1	0.00	
F8 Muxes	1	0	1	0	1	0	1	13300	1	0.00	

Figure 3: Slice logic table

2. Memory

Site Type	•					rohibited	•				•
Block RAM Tile	+		+-		+		+-		•	0.71	
RAMB36/FIFO*	1	1		0	l I	0	I	140	•		•
RAMB36E1 only	1	1	I		I		I		1		I
RAMB18	 -+	0	+-	0	 +	0	 -	280	 -	0.00	+

Figure 4: Memory table