# 3-bit Multiplier

# Block diagram




Figure 1: Block diagram Working and Design:

Α2 Α1 Α0 Χ B2 В1 В0 A2B0 A1B0 A0B0 A2B1 A1B1 A0B1 A2B2 A1B2 A0B2 P5 Ρ4 Р3 P2 Ρ1 Р0




Figure 2: Design for 3bit Multiplier

```
Verilog code:
module multiplier_3bit (
  input [2:0] A,
  input [2:0] B,
  output [5:0] P
);
wire A0B0 = A[0] \& B[0];
wire A1B0 = A[1] & B[0];
wire A2B0 = A[2] \& B[0];
wire A0B1 = A[0] \& B[1];
wire A1B1 = A[1] \& B[1];
wire A2B1 = A[2] \& B[1];
wire A0B2 = A[0] \& B[2];
wire A1B2 = A[1] & B[2];
wire A2B2 = A[2] \& B[2];
wire c0, c1, c2, c3, c5;
wire s1, s2, s3, s4;
assign P[0] = A0B0;
half_adder HA0 (A1B0, A0B1, P[1], c0);
full_adder FA0 (A2B0, A1B1, c0, s1, c1);
half_adder HA1 (s1, A0B2, s2, c2);
full_adder FA1 (A2B1, A1B2, c1, s3, c3);
half_adder HA2 (s2, s3, P[2], c5);
full_adder FA2 (A2B2, c2, c3, s4, P[5]);
```

```
half_adder HA3 (s4, c5, P[4], P[3]);
endmodule

module half_adder(input a, input b, output sum, output carry);
assign sum = a ^ b;
assign carry = a & b;
endmodule

module full_adder(input a, input b, input cin, output sum, output carry);
assign sum = a ^ b ^ cin;
assign carry = (a & b) | (b & cin) | (a & cin);
endmodule
```

### Schematic:




Figure 3: RTL Schematic




Figure 4: Synthesized Schematic

# Look Up tables:


<b>P</b>	P_OBUF[0]_inst_i_1					
11	10	0=10 & 11				
0	0	0				
0	1	0				
1	0	0				
1	1	1				

Figure 5: LUT for PO

P	OBL	JF[1]_	inst_i	_1
13	12	11	10	O=I0 & I1 & !I3 + I0 & I1 & !I2 + !I1 & I2 & I3 + !I0 & I2 & I
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Figure 6: LUT for P1

#### LUT for P2



		or P				*-
<b>P</b>	OBU	FI31	inst_i	1		
15	14	13	12		10	O=10 & I1 & II2 & II3 & I4 & I5 + I0 & I1 & I2 & II3 & II4 & I5 + I0 & I1 & I2 & I3 & I4 & II5 + I0 & I1 & I2 & I3 & II4 & II5
0	0	0	0	0	0	
0	0	0	0	0	1	0
0	0	0	0	1	0	0
0	0	0	0	1	1	0
0	0	0	1	0	0	0
0	0	0	1	0	1	0
0	0	0	1	1	0	0
0	0	0	1	1	1	0
0	0	1	0	0	0	0
0	0	1	0	0	1	0
0	0	1	0	1	0	0
0	0	1	0	0	0	0
0	0	1	1	0	1	0
0	0	1	1	1	0	0
0	0	1	1	1	1	1
0	1	0	0	0	0	0
0	1	0	0	0	1	0
0	1	0	0	1	0	0
)	1	0	0	1	1	0
)	1	0	1	0	0	0
C	1	0	1	0	1	0
15	14	13	12	11	10	O=10 & 11 & 112 & 113 & 14 & 15 + 10 & 11 & 12 & 113 & 114 & 15 + 10 & 11 & 12 & 13 & 14 & 15 + 10 & 11 & 12 & 13
0	1	1	0	0	0	0
0	1	1	0	0	1	0
0	1	1	0	1	0	0
0	1	1	0	1	1	1
0	1	1	1	0	0	0
0	1	1	1	0	1	0
0						0
	1	1	1	1	0	
0	1	1	1	1	1	0
1	0	0	0	0	0	0
1	0	0	0	0	1	0
1	0	0	0	1	0	0
1	0	0	0	1	1	0
1	0	0	1	0	0	0
1	0	0	1	0	1	0
1	0	0	1	1	0	0
1	0	0	1	1	1	1
1	0	1	0	0	0	0
1	0	1	0	0	1	0
1	0			1		
		1	0		0	0
1	0	1	0	1	1	0
1	0	1	1	0	0	0
1	0	1	1	0	1	0

1	0	1	1	1	0	0
		- 2				
1	0	1	1	1	1	0
1	1	0	0	0	0	0
1	1	0	0	0	1	0
1	1	0	0	1	0	0
1	1	0	0	1	1	1
1	1	0	1	0	0	0
1	1	0	1	0	1	0
1	1	0	1	1	0	0
1	1	0	1	1	1	0
1	1	1	0	0	0	0
1	1	1	0	0	1	0
1	1	1	0	1	0	0
1	1	1	0	1	1	0
1	1	1	1	0	0	0
1	1	1	1	0	1	0
1	1	1	1	1	0	0
1	1	1	1	1	1	0

#### LUT for P4:



### LUT for P5:

