## **BRAM** Parameterized

## Verilog code:

```
module bram #(
parameter data_width =32,
parameter addr_width=10,
parameter output_reg=0
)(
input clk,
input we,
input [addr_width-1:0] addr,
input [data_width-1:0] din,
output [data_width-1:0] dout
);
reg [data_width-1:0] mem [0:(2**addr_width-1)];
always @(posedge clk) begin
if (we) begin
mem[addr]<=din;
end
end
assign dout = mem[addr];
endmodule
```

## **Schematics:**




Figure 1: RTL Schematic




Figure 2: Synthesized schematic

## Slice logic table:

+	+-		+-		+		+		+-		-+
Site Type	I	Used	I	Fixed	I	Prohibited	I	Available	I	Util%	I
+	+-		+-		+		+		+-		-+
Slice LUTs*	1	548	1	0	I	0	1	53200	1	1.03	1
LUT as Logic	I	36	1	0	I	0	1	53200	I	0.07	I
LUT as Memory	I	512	1	0	I	0	I	17400	I	2.94	ı
LUT as Distributed RAM	I	512	1	0	I		1		1		1
LUT as Shift Register	1	0	1	0	I		I		1		I
Slice Registers	I	0	1	0	1	0	1	106400	1	0.00	ı
Register as Flip Flop	I	0	1	0	1	0	1	106400	1	0.00	I
Register as Latch	1	0	1	0	1	0	I	106400	1	0.00	1
F7 Muxes	I	256	1	0	1	0	I	26600	I	0.96	ı
F8 Muxes	1	128	1	0	I	0	I	13300	1	0.96	I
+	+-		+-		+		+		-+-		-+

Figure 3: Slice logic table

# Question: Change the design to 50Kb (any depth and width) and check what resources it's consuming?

Ans: To change the design to 50Kb, also we have 32 bit i/o lines. Therefore 50000/32 = 1562.5 bit of data  $\sim 1600$ .

Address line width  $log_2(1600) = 10.643 \sim 11$ .

#### Verilog code updated:

```
module bram #(
parameter data_width =32,
parameter addr_width=11,
parameter output_reg=0
)(
input clk,
input we,
input [addr_width-1:0] addr,
input [data_width-1:0] din,
output [data_width-1:0] dout
);
reg [data_width-1:0] mem [0:(2**addr_width-1)];
always @(posedge clk) begin
if (we) begin
mem[addr]<=din;
end
end
assign dout = mem[addr];
endmodule
```

## **Schematics:**




Figure 4: updated for 50Kb




Figure 5: updated for 50Kb

In FPGA for large data it uses BRAM instead LUT's, even considering the fact it LUT is faster than BRAM.

This design uses RAMB36E1. **RAMB36E1** is a 36 Kb block RAM primitive that can be cascaded for larger memories. It supports various configurations, from 1-bit × 32K to 36-bit × 1K true dual-port RAM, and up to 72-bit × 512 simple dual-port RAM. Read and write ports are fully synchronous but can operate independently. Features include byte-enable writes, optional output registers for faster timing, and built-in error detection and correction.




Figure 6: Block diagram for RAMB36E1