


## Homework #4

## Problem 1 – 10 points total

The following truth table describes the logic function of **low-active** 2-to-4 decoder. Using the decoder and a 2-input AND gate, we can build a logic circuit function F. Note that Yo and Y3 are not connected. Complete the truth table below and derive the logic expression of F (with So and S1 as input and F as output); then indicate clearly what type of logic gate this circuit functions.

S1	So	Y3	Y2	Y1	Yo	F
0	0	1	1	1	0	١
0	1	1	1	0	1	0
1	0	1	0	1	1	0
1	1	0	1	1	11	١



5,	5.	F
0	6	1
0	1	10
1	0	0
1	1	1

# 2 cont.

module Comparator (C, AO, AI, BO, AI);

output C;

Input A1, A0, B1, B0;

assign C = AI & ~BI & ~BO | AI & ~BI | AI & AO & ~BO;

endmodule

A STATE OF THE REAL PROPERTY.

With hazardstF =




## Problem 3 - 50 points total


For the function F described by the truth table:

W	/ X	1	1 2	. F	
0	0	(	) (	0	
0	0	(	) 1	1	
0	0	1	C	1	
0	0	1	1	1	
0	1	0	0	0	Ī
0	1	0	1	1	
0	1	1	0	1	
0	1	1	1	0	
1	0	0	0	1	
1	0	0	1	1	
1	0	1	0	0	Ī
1	0	1	1	0	1
1	1	0	0	1	1
1	1	0	1	1	1
1	1	1	0	1	
1	1	1	1	0	

With hazards: F =

Without hazards: F =








b) Draw the combinational logic circuit diagram for an implementation of sum of product logic expression without hazard using NAND gates ONLY.

F = YW + Y'Z + ZWIX'+YWIXI+YWIXI+YWIXY & (15 pts)

De mov g oun!5 Law

F = Y'W . Y'Z . ZW'X' . YW'X' . YW' . YX . Z'WX 2-Level NAND Implementation





c) Using Karnaugh map (below) to produce simplified product of sums (POS) expressions of F, one with hazards and one without hazards.

(10 pts)

What type of hazard is associated with product of sums expressions? Static-O hazard

With hazards:  $F = (W + Y + \overline{Z}), (X' + Y' + \overline{Z}'), (Y' + W' + X)$ 

Without hazards: F=


(w+4+2). (x+Y+2+). (Y+W+x). (Y+2+W+)


WX YZ	00	01	11	10
00	0	1	1	-
01	(0)	1	(0)	1
11	1	-	(0)	1
10	1	1	0	0



d) Draw the circuit diagram for an implementation of product of sum logic expression without hazard using NOR gates ONLY.

$$\widehat{F} = (W+Y+Z).(X'+Y'+Z').(Y'+W'+X).(Y'+Z'+W')$$
 (15 pts





t=0

SOP

F = Y'W+ Y'Z+ ZW'X'+ YW'X'+ YW' +YX +Z'WX

## Problem 4 – 15 points total

Draw the timing waveform for any of the hazard-free expression (SOP/POS) from problem 3.

Initial State: W=Z=0; X=Y=1

Z changes from 0 to 1,

assume delay for

invertor to be 15 ns,

and gate to be 18ns,

or gate to be 15 ns

timing wave form completed using logic diagram from part 36

(using NAND gates)

