

# **SRMIST**

**SRM INSTITUTE OF SCIENCE AND TECHNOLOGY**

**DELHI NCR CAMPUS, MODINAGAR**

## **DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

**II YEAR / III SEMESTER**

**ANALOG AND DIGITAL ELECTRONICS LABORATORY**

**(18CSS201J)**

**Name of the candidate : ANANYA GUPTA**

**Register Number : RA1911003030265**

**Branch-Section :CSE-I**

**Year/Semester :2<sup>ND</sup> / 3<sup>RD</sup>**

<b>S. No.</b>	<b>EXPERIMENT NAME</b>	<b>EXPERIMENT DATE</b>	<b>SUBMISSION DATE</b>
<b>7</b>	<b>A)- Ripple Carry Adder by Full Adder by Half Adder by Exor Gate,</b> <b>B)- Full Subtractor by Half Subtractor by Exor Gate,</b> <b>C)- 8:1 MUX from gate level modeling . with bottom to top methodology.</b>	<b>23/09/2020</b>	<b>05/10/2020</b>
<b>8</b>	<b>Carry Look Ahead Adder by Data Flow Modeling.</b> <b>( a) - 4 BITS &amp; b) - 6 BITS )</b>	<b>23/09/2020</b>	<b>05/10/2020</b>

## Experiment 7-

A)- Ripple Carry Adder by Full Adder by Half Adder by Exor Gate,

B)- Full Subtractor by Half Subtractor by Exor Gate,


C)- 8:1 MUX from gate level modeling .

with bottom to top methodology.

A) - AIM- Ripple Carry Adder by Full Adder by Half Adder by Exor Gate.


SOFTWARE USED: MODELSIM (by verilog)

LOGIC DIAGRAM:



## CODE:


BP	ln #	
	1	module exor_1 (a, b, y);
	2	input a,b;
	3	output y;
	4	
	5	wire w1,w2,w3,w4;
	6	
	7	not n_1 (w1,a);
	8	not n_2 (w2,b);
	9	
	10	and a_1 (w3,a,w2);
	11	and a_2 (w4,b,w1);
	12	
	13	or o_1 (y, w3,w4);
	14	
	15	endmodule



The screenshot shows a Verilog code editor window titled "C:/Users/Savita/Desktop/ANANYA/4ripple adder.v". The code defines a 4-bit ripple adder module and its sub-modules. The main module, `ripple_adder_4bit`, takes a 4-bit sum, a carry-out, and two 4-bit inputs A and B, along with a carry-in. It uses four full adders (FA1 to FA4) to compute the sum and carry. The `full_adder` module takes two 1-bit inputs A and B, a carry-in, and produces a 1-bit sum S and a carry-out Cout. The `half_adder` module takes two 1-bit inputs A and B and produces a 1-bit sum S and a carry-out C.

```
1 module ripple_adder_4bit(output [3:0] Sum,output Cout,input [3:0] A,B,input Cin);
2   wire c1,c2,c3;
3   full_adder FA1(Sum[0],c1,A[0],B[0],Cin),
4   FA2(Sum[1],c2,A[1],B[1],c1),
5   FA3(Sum[2],c3,A[2],B[2],c2),
6   FA4(Sum[3],Cout,A[3],B[3],c3);
7 endmodule
8
9 module full_adder( output S,Cout,input A,B,Cin);
10  wire s1,c1,c2;
11  half_adder HA1(s1,c1,A,B);
12  half_adder HA2(S,c2,s1,Cin);
13  or OG1(Cout,c1,c2);
14
15 endmodule
16
17
18 module half_adder(
19   output S,C,
20   input A,B
21 );
22 xor(S,A,B);
23 and(C,A,B);
24
25 endmodule
26
27
```


**WAVEFORM:**



## B) - AIM: Full Subtractor by Half Subtractor by Exor Gate.

SOFTWARE USED: MODELSIM (by verilog).

LOGIC DIAGRAM:



## CODE:


a) EXOR GATE:

BP	ln #	
1		module exor_1 (a, b, y);
2		input a,b;
3		output y;
4		
5		wire w1,w2,w3,w4;
6		
7		not n_1 (w1,a);
8		not n_2 (w2,b);
9		
10		and a_1 (w3,a,w2);
11		and a_2 (w4,b,w1);
12		
13		or o_1 (y, w3,w4);
14		
15		endmodule


## b) HALF SUBTRACTOR:

```
1  module half_subtractor(a, b, difference, borrow);
2
3  input a, b;
4
5  output difference, borrow;
6
7  wire x;
8
9  xor_1 u_1(a, b, difference);
10
11 and_1 u_2(x, b, borrow);
12
13 not_1 u_3(a, x);
14
15 endmodule
```

## FULL SUBTRACTOR:



## WAVEFORM:






**C)- AIM: Design 8:1 MUX from gate level modeling.**

**SOFTWARE USED: MODELSIM (by verilog).**


**LOGIC DIAGRAM:**



**CODE:**

```
C:/Users/Savita/Desktop/ANANYA/8-1 mul.v
File Edit View Tools Window
BP ln #
1 module mux_8_1 (in, s, y);
2
3     input [0:7] in;
4     input [0:2] s;
5     output y;
6
7     wire [0:10] w;
8
9     not n_0 (w[0], s[0]);
10    not n_1 (w[1], s[1]);
11    not n_2 (w[2], s[2]);
12
13    and a_0 (w[3], in[0], w[0], w[1], w[2]);
14    and a_1 (w[4], in[1], s[0], w[1], w[2]);
15    and a_2 (w[5], in[2], s[1], w[0], w[2]);
16    and a_3 (w[6], in[3], s[0], s[1], w[2]);
17    and a_4 (w[7], in[4], s[2], w[0], w[1]);
18    and a_5 (w[8], in[5], s[0], s[2], w[1]);
19    and a_6 (w[9], in[6], s[1], s[2], w[0]);
20    and a_7 (w[10], in[7], s[0], s[1], s[2]);
21
22    or o_1 (y, w[3], w[4], w[5], w[6], w[7], w[8], w[9], w[10]);
23
24 endmodule
```

# WAVEFORM:




## EXPERIMENT 8-

Carry Look Ahead Adder ( a)-4 bits & b)-6 bits ) by Data Flow Modeling.

a)- AIM: Design 4-BIT Carry Look Ahead Adder by Data Flow Modeling.

SOFTWARE USED: MODELSIM (by verilog).


LOGIC DIAGRAM:



## CODE:

```
C:\Users\Savita\Desktop\ANANYA\da-4bit.v
File Edit View Tools Window
BP ln #
1 module carry_look_ahed_adder (a,b,cin,sum,cout);
2
3 input [3:0] a,b;
4 input cin;
5 output [3:0] sum;
6 output cout;
7
8 wire p0,p1,p2,p3,g0,g1,g2,g3,c1,c2,c3,c4;
9
10 assign p0=(a[0]^b[0]),
11 p1=(a[1]^b[1]),
12 p2=(a[2]^b[2]),
13 p3=(a[3]^b[3]);
14 assign g0=(a[0]&b[0]),
15 g1=(a[1]&b[1]),
16 g2=(a[2]&b[2]),
17 g3=(a[3]&b[3]);
18 assign c0=cin,
19 c1=g0|(p0&cin),
20 c2=g1|(p1&g0)|(p1&p0&cin),
21 c3=g2|(p2&g1)|(p2&p1&g0)|(p1&p1&p0&cin),
22 c4=g3|(p3&g2)|(p3&p2&g1)|(p3&p2&p1&g0)|(p3&p2&p1&p0&cin);
23 assign sum[0]=p0^c0,
24 sum[1]=p1^c1,
25 sum[2]=p2^c2,
26 sum[3]=p3^c3;
27 assign cout=c4;
28 endmodule
29
```

## WAVEFORM:



## b)- AIM: Design 6-BITS Carry Look Ahead Adder by Data Flow Modeling.

**SOFTWARE USED: MODELSIM (by verilog).**

### CODE:

```
C:/Users/Savita/Desktop/ANANYA/cda-6bit 1.v *
File Edit View Tools Window
BP ln #
1 module carry_look_ahed_adder_6bit (a,b,cin,s,cout);
2
3 input[5:0] a,b;
4 input cin;
5
6 output [5:0] s;
7 output cout;
8
9 wire [5:1] c;
10 wire [5:0] g,p;
11
12 assign g[0]=(a[0]&&b[0]);
13 assign g[1]=(a[1]&&b[1]);
14 assign g[2]=(a[2]&&b[2]);
15 assign g[3]=(a[3]&&b[3]);
16 assign g[4]=(a[4]&&b[4]);
17 assign g[5]=(a[5]&&b[5]);
18
19 assign p[0]=(a[0]^b[0]);
20 assign p[1]=(a[1]^b[1]);
21 assign p[2]=(a[2]^b[2]);
22 assign p[3]=(a[3]^b[3]);
23 assign p[4]=(a[4]^b[4]);
24 assign p[5]=(a[5]^b[5]);
25
26 assign c[1]=g[0]|| (p[0]&&cin);
27 assign c[2]=g[1]|| (p[1]&&g[0]) || (p[1]&&p[0]&&cin);
28 assign c[3]=g[2]|| (p[2]&&g[1]) || (p[2]&&p[1]&&g[0]) || (p[2]&&p[1]&&p[0]&&cin);
29 assign c[4]=g[3]|| (p[3]&&g[2]) || (p[3]&&p[2]&&g[1]) || (p[3]&&p[2]&&p[1]&&g[0]) || (p[3]&&p[2]&&p[1]&&p[0]&&cin);
30 assign c[5]=g[4]|| (p[4]&&g[3]) || (p[4]&&p[3]&&g[2]) || (p[4]&&p[3]&&p[2]&&g[1]) || (p[4]&&p[3]&&p[2]&&p[1]&&g[0])
Ln: 1 Col: 0
```

```
C:/Users/Savita/Desktop/ANANYA/cla-6bit 1.v*
File Edit View Tools Window
BP ln #
15 assign g[3]=(a[3]&&b[3]);
16 assign g[4]=(a[4]&&b[4]);
17 assign g[5]=(a[5]&&b[5]);
18
19 assign p[0]=(a[0]^b[0]);
20 assign p[1]=(a[1]^b[1]);
21 assign p[2]=(a[2]^b[2]);
22 assign p[3]=(a[3]^b[3]);
23 assign p[4]=(a[4]^b[4]);
24 assign p[5]=(a[5]^b[5]);
25
26 assign c[1]=g[0]||(p[0]&&cin);
27 assign c[2]=g[1]||(p[1]&&g[0])||(p[1]&&p[0]&&cin);
28 assign c[3]=g[2]||(p[2]&&g[1])||(p[2]&&p[1]&&g[0])||(p[2]&&p[1]&&p[0]&&cin);
29 assign c[4]=g[3]||(p[3]&&g[2])||(p[3]&&p[2]&&g[1])||(p[3]&&p[2]&&p[1]&&g[0])||(p[3]&&p[2]&&p[1]&&p[0]&&cin);
30 assign c[5]=g[4]||(p[4]&&g[3])||(p[4]&&p[3]&&g[2])||(p[4]&&p[3]&&p[2]&&g[1])||(p[4]&&p[3]&&p[2]&&p[1]&&g[0])
31 ||(p[4]&&p[3]&&p[2]&&p[1]&&p[0]&&cin);
32 assign cout=g[5]||(p[5]&&g[4])||(p[5]&&p[4]&&g[3])||(p[5]&&p[4]&&p[3]&&g[2])||(p[5]&&p[4]&&p[3]&&p[2]&&g[1])
33 ||(p[5]&&p[4]&&p[3]&&p[2]&&p[1]&&g[0])||(p[5]&&p[4]&&p[3]&&p[2]&&p[1]&&p[0]&&cin);
34
35 assign s[0]=p[0]^cin;
36 assign s[1]=p[1]^c[1];
37 assign s[2]=p[2]^c[2];
38 assign s[3]=p[3]^c[3];
39 assign s[4]=p[4]^c[4];
40 assign s[5]=p[5]^c[5];
41
42 endmodule
43
```

## WAVEFORM:

