SRMIST

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY DELHI NCR CAMPUS, MODINAGAR

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

II YEAR / III SEMESTER

ANALOG AND DIGITAL ELECTRONICS LABORATORY

(18CSS201J)

Name of the candidate : ANANYA GUPTA

Register Number : **RA1911003030265**

Branch-Section :CSE-I

Year/Semester :2ND / 3RD

S. No.	EXPERIMENT NAME	EXPERIMENT	SUBMISSION
S. No.	A)- Ripple Carry Adder by Full Adder by Half Adder by Exor Gate, B)- Full Subtractor by Half Subtractor by Exor Gate, C)- 8:1 MUX from gate level modeling. with bottom to	EXPERIMENT DATE 23/09/2020	SUBMISSION DATE 05/10/2020
8	top methodology. Carry Look Ahead Adder by Data Flow Modeling. (a) - 4 BITS & b) - 6 BITS)	23/09/2020	05/10/2020


Experiment 7-

- A)- Ripple Carry Adder by Full Adder by Half Adder by Exor Gate,
- B)- Full Subtractor by Half Subtractor by Exor Gate,
- C)- 8:1 MUX from gate level modeling . with bottom to top methodology.

A) - AIM- Ripple Carry Adder by Full Adder by Half Adder by Exor Gate.


SOFTWARE USED: MODELSIM (by verilog)


LOGIC DIAGRAM:



CODE:


```
BP ln #
    1
         module exor 1 (a, b, y);
    2
             input a,b;
    3
             output y;
    4
    5
             wire w1, w2, w3, w4;
    6
    7
             not n_1 (w1,a);
    8
             not n 2 (w2,b);
    9
             and a_1 (w3, a, w2);
   10
   11
             and a_2 (w4,b,w1);
   12
   13
             or o_1 (y, w3, w4);
   14
   15
          endmodule
```





B) - AIM: Full Subtractor by Half Subtractor by Exor Gate.

SOFTWARE USED: MODELSIM (by verilog). LOGIC DIAGRAM:



CODE:


a) EXOR GATE:


```
BP ln # | 1 | module exor_1 (a, b, y);
2 | input a,b;
3 | output y;
4 | 5 | wire w1,w2,w3,w4;
6 | 7 | not n_1 (w1,a);
8 | not n_2 (w2,b);
9 | 10 | and a_1 (w3,a,w2);
11 | and a_2 (w4,b,w1);
12 | 13 | or o_1 (y, w3,w4);
14 | 15 | endmodule
```

b) HALF SUBTRACTOR:

```
DE III #
   1
        module half subtractor(a, b, difference, borrow);
   2
   3
       input a, b;
       output difference, borrow;
       wire x;
   8
   9
       exor_1 u_1(a, b, difference);
  10
  11
       and_1 u_2(x, b, borrow);
  12
  13
       not_1 u_3(a, x);
  14
  15
       endmodule
```

FULL SUBTRACTOR:







C)- AIM: Design 8:1 MUX from gate level modeling.


SOFTWARE USED: MODELSIM (by verilog).

LOGIC DIAGRAM:



CODE:






EXPERIMENT 8-

Carry Look Ahead Adder (a)-4 bits & b)-6 bits) by Data Flow Modeling.

a)- AIM: Design 4-BIT Carry Look Ahead Adder by Data Flow Modeling.


SOFTWARE USED: MODELSIM (by verilog).

LOGIC DIAGRAM:



CODE:


```
C:/Users/Savita/Desktop/ANANYA/cla-4bit.v
  File Edit View Tools Wind
BP ln #
                    module carry_look_ahead_adder (a,b,cin,sum,cout);
                   input[3:0] a,b;
input cin;
output [3:0] sum;
output cout;
                    wire p0,p1,p2,p3,g0,g1,g2,g3,c1,c2,c3,c4;
                   assign p0=(a[0]^b[0]),
p1=(a[1]^b[1]),
p2=(a[2]^b[2]),
p3=(a[3]^b[3]);
assign g0=(a[0]ab[0]),
g1=(a[1]ab[1]),
g2=(a[2]ab[2]),
g3=(a[3]ab[3]);
assign c0=cin,
c1=g0!(p0&cin),
c2=g1!(p1&g0)!(p1&p0&cin),
c3=g2!(p2&g1)!(p2&p1&g0)!(p1&p1&p0&cin),
c4=g3!(p3&g2)!(p3&p2&g1)!(p3&p2&p1&g0)!(p3&p2&p1&p0&cin);
assign sum[0]=p0^c0,
sum[1]=p1^c1,
sum[2]=p2^c2,
sum[3]=p3^c3;
assign cout=c4;
assign cout=c4;
         11
         13
14
15
         16
17
18
19
         20
         22
         24
25
26
27
28
29
                    assign cout=c4;
endmodule
                   4
                                                                                                                                                                                          ^ ■ (6 4)) ENG 08:18 PM 29-09-2020
                                                                          o 🖽 🥲 🔚 🔒 🚾 🚳 🕅
Type here to search
```



b)- AIM: Design 6-BITS Carry Look Ahead Adder by Data Flow Modeling.

SOFTWARE USED: MODELSIM (by verilog).

CODE:



```
C:/Users/Savita/Desktop/ANANYA/cla-6bit 1 .v *
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ø
  File Edit View Tools Window
¥
BP ln #
                                              assign g[3]=(a[3]&&b[3]);
assign g[4]=(a[4]&&b[4]);
assign g[5]=(a[5]&&b[5]);
                     16
17
                      18
                       19
                                              assign p[0]=(a[0]^b[0]);
                                              assign p[1]=(a[1]^b[1]);
assign p[2]=(a[2]^b[2]);
                                              assign p[3]=(a[3]^b[3]);
assign p[4]=(a[4]^b[4]);
                                               assign p[5]=(a[5]^b[5]);
                                              assign c[1]=g[0]||(p[0]&&cin);
assign c[2]=g[1]||(p[1]&&g[0])||(p[1]&&p[0]&&cin);
                     26
27
                                              | assign c[3]=g[2]||(p[2]&&g[1])||(p[2]&&p[1]&&g[0])||(p[2]&&p[1]&&p[0]&&cin);
| assign c[4]=g[3]||(p[3]&&g[2])||(p[3]&&g[2])||(p[3]&&g[2])||(p[3]&&g[2])||(p[3]&&g[2])||(p[3]&&g[2])||(p[3]&&g[2])||(p[3]&&g[2])||(p[3]&&g[2])||(p[3]&&g[2])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4]&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(p[4)&&g[3])||(
                                              assign cout=g[5]||(p[5]sag[4])||(p[5]sag[4]sag[3])||(p[5]sag[4]sag[3]sag[2])||(p[5]sag[4]sag[3]sag[2]sag[1])
||(p[5]sag[4]sag[3]sag[2]sag[1]sag[0])||(p[5]sag[4]sag[3]sag[2]sag[1]sag[0]sacin);
                      34
                                              assign s[0]=p[0]^cin;
assign s[1]=p[1]^c[1];
assign s[2]=p[2]^c[2];
assign s[3]=p[3]^c[3];
assign s[4]=p[4]^c[4];
assign s[5]=p[5]^c[5];
                      36
37
                       42
                                               endmodule
                                             4
                                                                                                                                                                                         O 🛱 🙋 🔒 👼 🚾

∠ Type here to search

                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^ □ (€ �) ENG
```

