# **SRMIST**

# SRM INSTITUTE OF SCIENCE AND TECHNOLOGY DELHI NCR CAMPUS, MODINAGAR

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

## II YEAR / III SEMESTER

ANALOG AND DIGITAL ELECTRONICS LABORATORY

(18CSS201J)

Name of the candidate : ANANYA GUPTA

**Register Number** : **RA1911003030265** 

**Branch-Section** :CSE-I

Year/Semester :2<sup>ND</sup> / 3<sup>RD</sup>

S. No.	TITLE OF EXPERIMENT			
	BEHAVIORAL			
<b>EXPERIMENT</b>	MODELING BY			
	VERILOG (MODEL			
	SIMULATOR)			
	Design UNIVERSAL GATES			
	a-) NAND,			
A	b-)NOR			
	using behavioral modeling .			
В	Design XOR GATE using			
В	behavioral modeling.			
С	Design FULL ADDER using			
	behavioral modeling.			
D	Design FULL SUBTRACTOR			
D	using behavioral modeling.			
Е	Design 4-1 MULTIPLEXER			
E	using behavioral modelling .			
r	Design 3-8 DECODER using			
F	behavioral modeling.			


# **EXPERIMENT:10 A**

AIM: Design UNIVERSAL GATES using behavioral modeling.

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

# A) – NAND GATE:

LOGIC DIAGARM:




### **TRUTH TABLE:**

Inp	Input		
Α	В	$Y = \overline{A.B}$	
0	0	1	
0	1	1	
1	0	1	
1	1	0	

```
File Edit View Took Window

| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
| The Edit View Took Window
|
```



# B) NOR GATE:

# LOGIC DIAGRAM:




# TRUTH TABLE:

Inp	Output	
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0

```
File Edit View Tools Window

| Compared to the compared to the
```




# **EXPERIMENT:10 B**

AIM: Design XOR GATE using behavioral modeling .


SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

**LOGIC DIAGRAM:** 



### **TRUTH TABLE:**

XOR Truth Table					
A	В	Q			
0	0	0			
0	1	1			
1	0	1			
1	1	0			




# **EXPERIMENT:10 C**

AIM: Design FULL ADDER using behavioral modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

### **LOGIC DIAGRAM:**




### **TRUTH TABLE:**

Input			Out	put
Α	В	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0 1	
1	1	1	1	1

```
h C:/Users/Savita/Desktop/ANANYA/full adder beh.v
BP ln #
            module full_adder( A, B, Cin, S, Cout);
           input wire A, B, Cin;
output reg S, Cout;
            always @(A or B or Cin)
            begin
if (A==0 && B==0 && Cin==0)
              begin
s=0;
Cout=0;
     10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
              end
             else if(A==0 && B==0 && Cin==1)
              begin
S=1;
Cout=0;
              end
             else if(A==0 && B==1 && Cin==0)
             begin
S=1;
Cout=0;
              end
             else if (A==0 && B==1 && Cin==1)
              begin
S=0;
Cout=1;
      30
              end
                                                                                                                ↑ (1) ■ (7) ENG 04:47 PM 23-10-2020
                                             O 🛱 🖰 💼 🙀 🚾 两 🗷 📓
■ P Type here to search
```

```
h C:/Users/Savita/Desktop/ANANYA/full adder beh.v
                                                                                                                  File Edit View Tools Window
BP ln #
     31
     32
           else if(A==1 && B==0 && Cin==0)
           begin
S=1;
Cout=0;
    34
35
36
37
38
39
40
41
42
43
44
45
64
75
55
55
56
           end
           else if (A==1 && B==0 && Cin==1)
           begin
S=0;
Cout=1;
           end
           else if(A==1 && B==1 && Cin==0)
           begin
S=0;
Cout=1;
           end
           else if (A==1 && B==1 && Cin==1)
           begin
S=1;
Cout=1;
           end
          end
          endmodule
          4
                                                                                             04:47 PM
O 🛱 😍 💼 들 當 👅 💌 🔣
```




# **EXPERIMENT: 10 D**

AIM: Design FULL SUBTRACTOR using behavioral modeling.


SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

#### LOGIC DIAGRAM:



```
h C:/Users/Savita/Desktop/ANANYA/full sub beh.v
                                                                                                                                   File Edit View Tools Window
BP ln #
           module full_sub_beh( A, B, Bin, S, Bout);
          input wire A, B, Bin;
output reg S, Bout;
           always @(A or B or Bin)
          begin
if (A==0 && B==0 && Bin==0)
             begin
S=0;
Bout=0;
    10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
            else if(A==0 && B==0 && Bin==1)
             begin
S=1;
Bout=1;
             end
            else if(A==0 && B==1 && Bin==0)
             begin
S=1;
Bout=1;
            else if(A==0 && B==1 && Bin==1)
             begin
S=0;
Bout=1;
             end
                                                                                                           O 🛱 🕲 💼 🛜 當 🥦 👅
Type here to search
```

```
h C:/Users/Savita/Desktop/ANANYA/full sub beh.v
                                                                                                                             File Edit View Tools Window
BP ln #
    31
32
33
            else if (A==1 && B==0 && Bin==0)
            begin
s=1;
Bout=0;
    34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
56
57
            end
           else if(A==1 && B==0 && Bin==1)
           begin
s=0;
Bout=0;
            end
            else if(A==1 && B==1 && Bin==0)
            begin
s=0;
Bout=0;
            end
           else if (A==1 && B==1 && Bin==1)
           begin
S=1;
Bout=1;
            end
          endmodule
                                                                                                      Type here to search
                                       O 🛱 😲 💼 🥽 🚾 😘 💌
```





# **EXPERIMENT: 10 E**

AIM: Design 4-1 MULTIPLEXER using behavioral modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

**LOGIC DIAGRAM:** 






# **EXPERIMENT: 10 F**

AIM: Design 3-8 DECODER using behavioral modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

LOGIC DIAGRAM:



3 to 8 Line Decoder

lı	าрเ	ıts	Outputs							
х	У	Z	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

electroniclinic.com

#### CODE:

```
| Colored | Colo
```

