

# **SRMIST**

**SRM INSTITUTE OF SCIENCE AND TECHNOLOGY**

**DELHI NCR CAMPUS, MODINAGAR**

**DEPARTMENT OF ELECTRONICS AND  
COMMUNICATION ENGINEERING**

**II YEAR / III SEMESTER**

**ANALOG AND DIGITAL ELECTRONICS LABORATORY**

**(18CSS201J)**

**Name of the candidate : ANANYA GUPTA**

**Register Number : RA1911003030265**

**Branch-Section :CSE-I**

**Year/Semester :2<sup>ND</sup> / 3<sup>RD</sup>**

<b>S. No.</b>	<b>TITLE OF EXPERIMENT</b>
<b>EXPERIMENT</b>	<b>BEHAVIORAL MODELING BY VERILOG (MODEL SIMULATOR)</b>
A	Design UNIVERSAL GATES a-) NAND, b-)NOR using behavioral modeling .
B	Design XOR GATE using behavioral modeling.
C	Design FULL ADDER using behavioral modeling .
D	Design FULL SUBTRACTOR using behavioral modeling .
E	Design 4-1 MULTIPLEXER using behavioral modelling .
F	Design 3-8 DECODER using behavioral modeling.


# EXPERIMENT:10 A

AIM: Design UNIVERSAL GATES using behavioral modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

A) – NAND GATE:

LOGIC DIAGARM:



TRUTH TABLE:

Input		Output
A	B	$Y = \overline{A.B}$
0	0	1
0	1	1
1	0	1
1	1	0


CODE:

```
C:/Users/Savita/Desktop/ANANYA/nand_beh.v
File Edit View Tools Window
[Icons]
ln #
1 module NAND_2_beh (output reg y, input a, b);
2 always @ (a or b) begin
3     if (a == 1'b1 & b == 1'b1) begin
4         y = 1'b0;
5     end
6     else
7         y = 1'b1;
8     end
9 endmodule
10
11
```

Type here to search


10:18 PM 23-10-2020

## WAVEFORM:



**B) NOR GATE:**

**LOGIC DIAGRAM:**



**TRUTH TABLE:**


Input		Output
A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

**CODE:**

```
C:/Users/Savita/Desktop/ANANYA/nor_beh.v
File Edit View Tools Window
ln #
1 module NOR_2_beh (output reg y, input a, b);
2 always @ (a or b) begin
3     if (a == 1'b0 & b == 1'b0) begin
4         y = 1'b1;
5     end
6     else
7         y = 1'b0;
8 end
9 endmodule
10
```

Type here to search 10:18 PM 23-10-2020

## WAVEFORM:




## EXPERIMENT:10 B

**AIM:** Design XOR GATE using behavioral modeling .

**SOFTWARE REQUIRED:** MODEL SIMULATOR. (VERILOG).

**LOGIC DIAGRAM:**



**TRUTH TABLE:**


XOR Truth Table		
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0

**CODE:**

```
C:/Users/Savita/Desktop/ANANYA/xor_beh.v
File Edit View Tools Window
BP ln #
1 module xor_beh(c,a,b);
2 input a,b;
3 output c;
4 reg c;
5 always@(a,b)
6
7 begin
8   if (a==0 & b==0)
9     c=0;
10  else if (a==1 & b==1)
11    c=0;
12  else
13    c=1;
14  end
15 endmodule
```

Type here to search 10:55 PM 23-10-2020

## WAVEFORM:






# EXPERIMENT:10 C

**AIM:** Design FULL ADDER using behavioral modeling .

**SOFTWARE REQUIRED:** MODEL SIMULATOR. (VERILOG).

**LOGIC DIAGRAM:**



**TRUTH TABLE:**


Input			Output	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

**CODE:**

```
C:/Users/Savita/Desktop/ANANYA/full adder beh.v
File Edit View Tools Window
BP ln #
1 module full_adder( A, B, Cin, S, Cout);
2
3 input wire A, B, Cin;
4 output reg S, Cout;
5
6 always @(A or B or Cin)
7 begin
8     if(A==0 && B==0 && Cin==0)
9     begin
10         S=0;
11         Cout=0;
12     end
13
14     else if(A==0 && B==0 && Cin==1)
15     begin
16         S=1;
17         Cout=0;
18     end
19
20     else if(A==0 && B==1 && Cin==0)
21     begin
22         S=1;
23         Cout=0;
24     end
25
26     else if(A==0 && B==1 && Cin==1)
27     begin
28         S=0;
29         Cout=1;
30     end
end
```

```
C:/Users/Savita/Desktop/ANANYA/full adder beh.v
File Edit View Tools Window
BP ln #
31
32     else if(A==1 && B==0 && Cin==0)
33     begin
34         S=1;
35         Cout=0;
36     end
37
38     else if(A==1 && B==0 && Cin==1)
39     begin
40         S=0;
41         Cout=1;
42     end
43
44     else if(A==1 && B==1 && Cin==0)
45     begin
46         S=0;
47         Cout=1;
48     end
49
50     else if(A==1 && B==1 && Cin==1)
51     begin
52         S=1;
53         Cout=1;
54     end
55
56 end
57
58 endmodule
59
```

**WAVEFORM:**




# EXPERIMENT:10 D

**AIM:** Design FULL SUBTRACTOR using behavioral modeling .

**SOFTWARE REQUIRED:** MODEL SIMULATOR. (VERILOG).

**LOGIC DIAGRAM:**



**CODE:**


```
C:\Users\Savita\Desktop\ANANYA\full sub beh.v
File Edit View Tools Window
BP ln #
1 module full_sub_beh( A, B, Bin, S, Bout);
2
3 input wire A, B, Bin;
4 output reg S, Bout;
5
6 always @(A or B or Bin)
7 begin
8   if(A==0 && B==0 && Bin==0)
9   begin
10    S=0;
11    Bout=0;
12  end
13
14  else if(A==0 && B==0 && Bin==1)
15  begin
16    S=1;
17    Bout=1;
18  end
19
20  else if(A==0 && B==1 && Bin==0)
21  begin
22    S=1;
23    Bout=1;
24  end
25
26  else if(A==0 && B==1 && Bin==1)
27  begin
28    S=0;
29    Bout=1;
30  end
end
```

```
C:/Users/Savita/Desktop/ANANYA/full sub beh.v
File Edit View Tools Window

BP ln #
31
32 else if(A==1 && B==0 && Bin==0)
33 begin
34 S=1;
35 Bout=0;
36 end
37
38 else if(A==1 && B==0 && Bin==1)
39 begin
40 S=0;
41 Bout=0;
42 end
43
44 else if(A==1 && B==1 && Bin==0)
45 begin
46 S=0;
47 Bout=0;
48 end
49
50 else if(A==1 && B==1 && Bin==1)
51 begin
52 S=1;
53 Bout=1;
54 end
55
56 end
57
58 endmodule
59
```

Type here to search 04:28 PM 23-10-2020

## WAVEFORM:




# EXPERIMENT:10 E

AIM: Design 4-1 MULTIPLEXER using behavioral modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).


LOGIC DIAGRAM:



CODE:

```
C:\Users\Savita\Desktop\ANANYA\mux4_1_beh.v
File Edit View Tools Window
ln #
1 module mux_4_1_beh( din ,sel ,dout );
2
3 output dout ;
4 reg dout ;
5
6 input [3:0] din ;
7 wire [3:0] din ;
8 input [1:0] sel ;
9 wire [1:0] sel ;
10
11 always @ (din or sel) begin
12     if (sel==0)
13         dout = din[3];
14     else if (sel==1)
15         dout = din[2];
16     else if (sel==2)
17         dout = din[1];
18     else
19         dout = din[0];
20 end
21
22 endmodule
```

## WAVEFORM:




# EXPERIMENT:10 F

AIM: Design 3-8 DECODER using behavioral modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

LOGIC DIAGRAM:





## 3 to 8 Line Decoder

Inputs			Outputs							
x	y	z	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

electronicclinic.com

### CODE:

```

C:\Users\Savita\Desktop\ANANYA\decoder3_8 beh.v
File Edit View Tools Window
BP ln #
1 module decoder_beh (data, code);
2 output [7:0] data;
3 input [2:0] code;
4 reg [7:0] data;
5
6 always @ (code)
7 begin
8 if(code==0) data=8'b00000001; else
9 if(code==1) data=8'b00000010; else
10 if(code==2) data=8'b00000100; else
11 if(code==3) data=8'b00001000; else
12 if(code==4) data=8'b00010000; else
13 if(code==5) data=8'b00100000; else
14 if(code==6) data=8'b01000000; else
15 if(code==7) data=8'b10000000; else
16 data=8'bx;
17 end
18 endmodule
  
```

### WAVEFORM:

