### **SRMIST**

# SRM INSTITUTE OF SCIENCE AND TECHNOLOGY DELHI NCR CAMPUS, MODINAGAR

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

#### II YEAR / III SEMESTER

ANALOG AND DIGITAL ELECTRONICS LABORATORY
(18CSS201J)

Name of the candidate : ANANYA GUPTA

**Register Number** : **RA1911003030265** 

**Branch-Section** :CSE-I

Year/Semester :2<sup>ND</sup> / 3<sup>RD</sup>

S. No.	TITLE OF	
	EXPERIMENT	
	Design	
	a)-BINARY TO GRAY	
EXPERIMENT	Converter	
-	b)- GRAY TO BINARY	
11	Converter	
	using gate level	
	modeling.	

## **EXPERIMENT: 11**

**AIM:** Design

a)-BINARY TO GRAY Converter

b)- GRAY TO BINARY Converter


using gate level modeling.

SOFTWARE REQUIRED: MODEL SIMULATOR (verilog).

a)- BINARY TO GRAY Converter.


**LOGIC DIAGRAM:** 

Decimal Number	4 bit Binary Number	4 bit Gray Code G <sub>1</sub> G <sub>2</sub> G <sub>3</sub> G <sub>4</sub>
	ABCD	01020304
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000



#### **CODE:**


#### **WAVEFORM:**



### b)- GRAY TO BINARY Converter.

#### **LOGIC DIAGRAM:**

4 bit Gray Code	4 bit Binary Code
ABCD	$B_4 B_3 B_2 B_1$
0000	0 0 0 0
0001	0 0 0 1
0 0 1 1	0 0 1 0
0010	0 0 1 1
0110	0 1 0 0
0 1 1 1	0 1 0 1
0 1 0 1	0 1 1 0
0100	0 1 1 1
1100	1 0 0 0
1 1 0 1	1 0 0 1
1111	1 0 1 0
1110	1 0 1 1
1010	1 1 0 0
1011	1 1 0 1
1001	1 1 1 0
1000	1 1 1 1



Logic Circuit for Gray to Binary Code Converter

#### **CODE:**

#### **WAVEFORM:**

