

**SRMIST**

**SRM INSTITUTE OF SCIENCE AND TECHNOLOGY**

**DELHI NCR CAMPUS, MODINAGAR**

**DEPARTMENT OF ELECTRONICS AND  
COMMUNICATION ENGINEERING**

**II YEAR / III SEMESTER**

**ANALOG AND DIGITAL ELECTRONICS LABORATORY**

**(18CSS201J)**

**Name of the candidate : ANANYA GUPTA**

**Register Number : RA1911003030265**

**Branch-Section :CSE-I**

**Year/Semester :2<sup>ND</sup> / 3<sup>RD</sup>**

S. No.	TITLE OF EXPERIMENT
<b>EXPERIMENT</b>	<b>GATE LEVEL MODELING BY VERILOG (MODEL SIMULATOR)</b>
A	Design AND GATE using gate level modeling .
B	Design NOT GATE using gate level modeling .
C	Design OR GATE using gate level modeling .
D	Design UNIVERSAL GATES a-) NAND, b-)NOR, c-)EX-OR, d-)EX-NOR using gate level modeling .
E	Design EX-OR GATE with WIRE SYNTAX using gate level modeling .
F	Design HALF ADDER using gate level modeling .
G	Design FULL ADDER using gate level modeling .
H	Design HALF SUBTRACTOR using gate level modeling .
I	Design FULL SUBTRACTOR using gate level modeling .
J	Design 4-1 MULTIPLEXER using gate level modelling .
K	Design 3-8 DECODER using

	gate level modeling
--	---------------------

## EXPERIMENT: 6 : GATE LEVEL MODELING BY VERILOG


### EXPERIMENT:A

**AIM:** Design AND GATE using gate level modeling .

**SOFTWARE REQUIRED:** MODEL SIMULATOR(VERILOG).

**LOGIC DIAGARM:**


Inputs		Output
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1




**AND**

### Truth Table

**CODE:**



## WAVEFORM:



# EXPERIMENT:B

AIM: Design NOT GATE using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR(VERILOG).

LOGIC DIAGARM:

*NOT gate truth table*




Input	Output
0	1
1	0

CODE:

```
module not_1(a, b);
input a;
output b;
not u_1 (b, a);
endmodule
```

## WAVEFORM:




# EXPERIMENT:C

**AIM:** Design OR GATE using gate level modeling .

**SOFTWARE REQUIRED:** MODEL SIMULATOR(VERILOG).


**LOGIC DIAGARM:**



**CODE:**

```
module OR_2(output Y, input A, B);
  or A_1 (Y, A, B);
endmodule
```

**WAVEFORM:**




## EXPERIMENT:D

AIM: Design UNIVERSAL GATES using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

A) – NAND GATE:


LOGIC DIAGARM:




TRUTH TABLE:

Input		Output
A	B	$Y = \overline{A} \cdot \overline{B}$
0	0	1
0	1	1
1	0	1
1	1	0

CODE:



## WAVEFORM:



B) NOR:


LOGIC DIAGRAM:




TRUTH TABLE:

Input		Output
A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

CODE:




## WAVEFORM:



### C) -EX\_OR GATE:


#### LOGIC DIAGRAM:



#### TRUTH TABLE:


XOR Truth Table		
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0

#### CODE:




```
1 module xor_1 (a,b,y);
2   input a,b;
3   output y;
4
5   xor a_1 (y,a,b);
6
7 endmodule
```

## WAVEFORM:



## D) – EX\_NOR GATE:

### LOGIC DIAGRAM:



2 Input EXNOR gate		
A	B	$\bar{A} \oplus \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	1


## CODE:

The screenshot shows the ModelSim ALTERA WEB EDITION interface. The workspace pane displays a project structure with an instance named 'xnor\_1' and its sub-instance 'a\_1'. The code editor pane shows the Verilog code for the 'xnor\_1' module:

```
1 module xnor_1 (a,b,y);
2   input a,b;
3   output y;
4
5   xnor a_1 (y,a,b);
6
7 endmodule
```

The status bar at the bottom indicates the date and time as 17-09-2020 and 03:44 PM.

## WAVEFORM:




# EXPERIMENT:E


AIM: Design EX\_OR GATE using gate level modeling with wire syntax .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

LOGIC DIAGRAM:


Boolean Expression	Logic Diagram Symbol	Truth Table															
$X = A \oplus B$		<table border="1"><thead><tr><th>A</th><th>B</th><th>X</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	A	B	X	0	0	0	0	1	1	1	0	1	1	1	0
A	B	X															
0	0	0															
0	1	1															
1	0	1															
1	1	0															

CODE:



```
module exor_1 (a, b, y);
    input a,b;
    output y;
    wire w1,w2,w3,w4;
    not n_1 (w1,a);
    not n_2 (w2,b);
    and a_1 (w3,a,w2);
    and a_2 (w4,b,w1);
    or o_1 (y, w3,w4);
endmodule
```

## WAVEFORM:




# EXPERIMENT:F

AIM: Design HALF ADDER using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

LOGIC DIAGRAM:




CODE:

The screenshot shows the ModelSim ALTERA WEB EDITION interface. The workspace on the left lists the design units: 'half\_adder' (Module), 'e\_1' (Module), 'half\_adder' (Process), and '#vsim\_capacity#' (Foreign). The code editor on the right displays the Verilog source code for the 'half\_adder' module:

```
1 module half_adder (a,b,sum,carry);
2     input a,b;
3     output sum,carry;
4
5     exor_1 e_1 (.y(sum) , .a(a) , .b(b));
6
7     and a_1 (carry,a,b);
8
9 endmodule
```

WAVEFORM:




# EXPERIMENT:G

AIM: Design FULL ADDER using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

LOGIC DIAGRAM:



TRUTH TABLE:


Input			Output	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

CODE:

The screenshot shows the ModelSim ALTERA WEB EDITION interface. The workspace pane displays a hierarchical structure of design units: full\_adder (Module), h\_1 (Module), h\_2 (Module), o\_1 (Process), and #vsim\_capacity# (Foreign). The code editor pane contains the Verilog code for the full adder:

```
module full_adder (a,b,cin,sumout,carryout);
    input a,b,cin;
    output sumout, carryout;
    wire w1,w2,w3;
    half_adder h_1 (.sum(w1),.carry(w2),.a(a),.b(b));
    half_adder h_2 (.sum(sumout),.carry(w3),.a(cin),.b(w2));
    or o_1 (carryout,w2,w3);
endmodule
```

## **WAVEFORM:**




## **EXPERIMENT:H**

**AIM:** Design HALF SUBTRACTOR using gate level modeling .

**SOFTWARE REQUIRED:** MODEL SIMULATOR. (VERILOG).

**LOGIC DIAGRAM:**



## CODE:

The screenshot shows the ModelSim ALTERA WEB EDITION interface with the following details:

- Workspace:** Shows the project structure with a module named "half\_subtractor" containing three instances: xor\_1, and\_1, and not\_1.
- Editor:** Displays the Verilog code for the "half\_subtractor" module:

```


1 module half_subtractor(a, b, difference, borrow);
2
3 input a, b;
4
5 output difference, borrow;
6
7 wire x;
8
9 exor_1 u_1(a, b, difference);
10 and_1 u_2(x, b, borrow);
11 not_1 u_3(a, x);
12
13 endmodule
    
```
- Script:** Shows the command to load the work directory:

```

# vasm work.half_subtractor
# Loading work.half_subtractor

```
- System:** Shows the Windows taskbar with various application icons.

## WAVEFORM:



## EXPERIMENT:I

**AIM:** Design FULL SUBTRACTOR using gate level modeling .

**SOFTWARE REQUIRED:** MODEL SIMULATOR. (VERILOG).

**LOGIC DIAGRAM:**

Symbol	Truth Table				
	B-in	Y	X	Diff.	B-out
0	0	0	0	0	0
0	0	1	1	1	1
0	1	0	1	1	1
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	0	0	0
1	1	0	0	0	0
1	1	1	1	1	1

**CODE:**

ModelSim ALTERA WEB EDITION 6.3g\_p1 - Custom Altera Version

File Edit View Compile Simulate Add Structure Tools Layout Window Help

Layout: Simulate

Workspace

```

Instance Design unit Design unit type Visibility States State hits
full_subtractor full_subtractor Module +acc=<...
u_4 half_subtractor Module +acc=<...
u_5 half_subtractor Module +acc=<...
u_6 or_1 Module +acc=<...
#vsim_capacity# Foreign +acc=v

```

```

1 module full_subtractor(a, b, bin, d, bout);
2
3 input a, b, bin;
4
5 output d, bout;
6
7 wire p, q, r;
8
9 half_subtractor u_4(a, b, p, q);
10
11 half_subtractor u_5(p, bin, d, r);
12
13 or_1 u_6(q, r, bout);
14
15 endmodule

```

Project Library sim Files Memories


Transcript

VSIM 36>

Type here to search

10:53 AM 19-09-2020

## WAVEFORM:




# EXPERIMENT:J


AIM: Design 4-1 MULTIPLEXER using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

LOGIC DIAGRAM:




CODE:



```
module mux_4_1 (out,s0, s1, i0,i1 ,i2 ,i3);
output out;
input s0, s1 ,i0, i1, i2, i3 ;
wire sn0, sn1, y0, y1, y2, y3 ;
not n_0 (sn0, s0);
not n_1 (sn1, s1);
and a_0 (y0, sn0, sn1, i0);
and a_1 (y1, sn0, s1, i1);
and a_2 (y2, s0, sn1, i2);
and a_3 (y3, s0, s1, i3);
or o_1 (out, y0, y1, y2, y3);
endmodule
```

## WAVEFORM:




## EXPERIMENT:k

AIM: Design 3-8 DECODER using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).


LOGIC DIAGRAM:



3 to 8 Line Decoder

Inputs	Outputs							
x y z	D0	D1	D2	D3	D4	D5	D6	D7
0 0 0	1	0	0	0	0	0	0	0
0 0 1	0	1	0	0	0	0	0	0
0 1 0	0	0	1	0	0	0	0	0
0 1 1	0	0	0	1	0	0	0	0
1 0 0	0	0	0	0	1	0	0	0
1 0 1	0	0	0	0	0	1	0	0
1 1 0	0	0	0	0	0	0	1	0
1 1 1	0	0	0	0	0	0	0	1

## CODE:



```
C:/Users/Savita/Desktop/ANANYA/3-8 decoder.v
File Edit View Tools Window
BP ln #
1
2 module decoder3_to_8(
3     input x,
4     input y,
5     input z,
6     output d0,
7     output d1,
8     output d2,
9     output d3,
10    output d4,
11    output d5,
12    output d6,
13    output d7
14 );
15 and (d0,xn,yn,zn), (d1,xn,yn,z), (d2,xn,y,zn), (d3,xn,y,z), (d4,x,yn,zn), (d5,x,yn,z), (d6,x,y,zn), (d7,x,y,z);
16 not (xn,x), (yn,y), (zn,z);
17 endmodule
```

## WAVEFORM:

