


EXPERIMENT : GATE LEVEL MODELING.

AIM: Design AND GATE using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR(VERILOG).

LOGIC DIAGARM:

Inputs		Output
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



Truth Table


CODE:

The screenshot shows the ModelSim ALTERA WEB EDITION interface. The top menu bar includes File, Edit, View, Compile, Simulate, Add, Wave, Tools, Layout, Window, and Help. The workspace on the left displays a hierarchical tree with an instance named 'and_1' under a design unit 'and_1'. The code editor on the right contains the following Verilog code:

```
1 module and_1 (a, b, y);
2   input a,b;
3   output y;
4
5   and a_1 (y, a, b);
6
7 endmodule
```

The bottom status bar shows the transcript window, the project path 'C:\Users\Savita\Desktop\ANANYA', and the date and time '17-09-2020 10:46 AM'.

WAVEFORM:



AIM: Design NOT GATE using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR(VERILOG).

LOGIC DIAGARM:

NOT gate truth table



Input	Output
0	1
1	0


CODE:

The screenshot shows the ModelSim ALTERA WEB EDITION 6.3g_p1 interface. The workspace on the left displays a module named 'not_1' with an instance 'u_1'. The code editor on the right contains the following Verilog code:

```
1 module not_1(a, b);
2   input a;
3   output b;
4   not| u_1 (b, a);
5 endmodule
```

The code defines a module 'not_1' with inputs 'a' and output 'b'. It uses a 'not' gate (represented by the '|') with an instance 'u_1' to invert the input 'a' to produce the output 'b'.


WAVEFORM:



AIM: Design OR GATE using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR(VERILOG).


LOGIC DIAGARM:



CODE:

```
Module OR_2(output Y, input A, B);
  or A_1 (Y, A, B);
endmodule
```

WAVEFORM:




AIM: Design UNIVERSAL GATES using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

A) – NAND GATE:


LOGIC DIAGARM:




TRUTH TABLE:

Input		Output
A	B	$Y = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

CODE:




WAVEFORM:



B) NOR:

LOGIC DIAGRAM:



TRUTH TABLE:

Input		Output
A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0


CODE:

The screenshot shows the ModelSim ALTERA WEB EDITION 6.3g interface. The workspace on the left lists design units: xor_1 (Module), a_1 (Process), and #vsm_capacity# (Foreign). The right pane displays the Verilog code for a NOR gate:

```
1 module nor_1 (a,b,y);
2   input a,b;
3   output y;
4
5   nor a_1 (y,a,b);
6
7 endmodule
```

The bottom status bar indicates the project is named "ANANYA" and the simulation time is 03:38 PM on 17-09-2020.

WAVEFORM:



C) -EX_OR GATE:

LOGIC DIAGRAM:



TRUTH TABLE:

XOR Truth Table		
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0


CODE:

The screenshot shows the ModelSim ALTERA WEB EDITION 6.3g_p1 interface. The workspace on the left displays a hierarchy with an instance 'xor_1' containing a process 'a_1'. A foreign entity '#vsm_capacity#' is also listed. The right pane contains a VHDL code editor with the following content:

```
1 module xor_1 (a,b,y);
2   input a,b;
3   output y;
4
5   xor a_1 (y,a,b);
6
7 endmodule
```

The bottom status bar indicates the project is named 'ADE' and the date is '17-09-2020'.

WAVEFORM:



D) – EX_NOR GATE:

LOGIC DIAGRAM:



TRUTH TABLE:

Input A	Input B	Output Y
0	0	1
0	1	0
1	0	0
1	1	1


CODE:

The screenshot shows the ModelSim ALTERA WEB EDITION 6.3g_p1 interface. The workspace window displays a hierarchical tree with an instance named 'xnor_1' and its components: 'a_1' and '#vsm_capacity#'. The code editor window shows the Verilog code for the 'xnor_1' module:

```
1 module xnor_1 (a,b,y);
2   input a,b;
3   output y;
4
5   xnor a_1 (y,a,b);
6
7 endmodule
```

The transcript window at the bottom left shows the message 'VSIM 62>'. The system tray at the bottom right shows the date and time as '17-09-2020 03:44 PM'.


WAVEFORM:




AIM: Design EX_OR GATE using gate level modeling with wire syntax .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

LOGIC DIAGRAM:


Boolean Expression	Logic Diagram Symbol	Truth Table															
$X = A \oplus B$		<table border="1"><thead><tr><th>A</th><th>B</th><th>X</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	A	B	X	0	0	0	0	1	1	1	0	1	1	1	0
A	B	X															
0	0	0															
0	1	1															
1	0	1															
1	1	0															

CODE:



```
1 module exor_1 (a, b, y);
2   input a,b;
3   output y;
4
5   wire w1,w2,w3,w4;
6
7   not n_1 (w1,a);
8   not n_2 (w2,b);
9
10  and a_1 (w3,a,w2);
11  and a_2 (w4,b,w1);
12
13  or o_1 (y, w3,w4);
14
15 endmodule
```


WAVEFORM:



AIM: Design HALF ADDER using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

LOGIC DIAGRAM:




CODE:

The screenshot shows the ModelSim ALTERA WEB EDITION interface with the Verilog code for a Half Adder module. The code defines a module named half_adder with inputs a and b, and outputs sum and carry. It uses an XOR gate (e_1) to calculate the sum and an AND gate (a_1) to calculate the carry.

```
1 module half_adder (a,b,sum,carry);
2   input a,b;
3   output sum,carry;
4
5   exor_1 e_1 (.S(sum),.a(a),.b(b));
6
7   and a_1 (carry,a,b);
8
9 endmodule
```


WAVEFORM:



AIM: Design FULL ADDER using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).


LOGIC DIAGRAM:




TRUTH TABLE:

Input			Output	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

CODE:




WAVEFORM:



AIM: Design FULL ADDER using gate level modeling .

SOFTWARE REQUIRED: MODEL SIMULATOR. (VERILOG).

LOGIC DIAGRAM:



CODE:

Screenshot of ModelSim ALTERA WEB EDITION 6.3g_p1 - Custom Altera Version showing the Verilog code for a Half Subtractor module.

```
module half_subtractor(a, b, difference, borrow);
    input a, b;
    output difference, borrow;
    wire x;
    exor_1 u_1(a, b, difference);
    and_1 u_2(x, b, borrow);
    not_1 u_3(a, x);
endmodule
```

The workspace shows the module definition and its internal components: u_1, u_2, u_3, and #vsm_capacity#. The transcript window shows the command to load the module: "# vsim work.half_subtractor".

WAVEFORM:

