

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

3C7 Digital Systems Design Assignment 1

Description :

MINI ARITHMETIC LOGIC UNIT (MINI-ALU)

You need to **design, write/modify** the Verilog modules for the following functions, and test a "mini" arithmetic logic unit. An **arithmetic logic unit (ALU)** uses combinatorial logic to implement common arithmetic and logical functions. A typical ALU has a wide range of functionality from **addition to bit shifting**. Your ALU will provide a **narrow range of functions** performed on **two 6-bit inputs A and B**. A and B are in **2's complement format**. The **output of the ALU is a 6-bit number X**, also in **2's complement form** as appropriate, and the input **f_{xn}** controls the output as follows:

f_{xn}	X[5:0]
000	A
001	B
010	-A
011	-B
100	A < B (is A less than B)
101	(A <i>nxor</i> B) (Bitwise XNOR)
110	A+B
111	A-B

Submitted by: Ananya Garg
Student ID: 21355233

Submission date : 30/10/2021

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

- Implementations:** The implementation of the mini-ALU onto the Basys3 board required initialization with modules. We have used some of the modules from our previous labs and have created some this time.
- Simulations and code snippets:** This section is divided into eight cases of functional selection of ALU to operate as defined in description taken from Assignment 1.

- Equal.v :** This section contains the waveform, code and testbench for fxn=000 and fxn=001.

fxn	X[5:0]
000	A
001	B

Code for equal.v

```
C:/Users/PARAG GARG/Assignment1.xsim/Assignment1.xsim.srcc/sources_1/new/equal.v

`timescale 1ns / 1ps
 // Create Date: 28.10.2021 20:17:14
 // Module Name: equal
 // starting module
 module equal(
    // I/O ports
    input [5:0] I, // taking input as I
    output [5:0] O // taking output as O
);
//body
assign O=I; // assigning Output as I since it is an equal function
// O will return A when fxn=000 and B when fxn=001
endmodule
```

Testbench for equal.v

```
1 `timescale 1ns / 1ps
2 // Create Date: 28.10.2021 21:59:56
3 // Module Name: equal_testbench
4 // signal declaration
5 reg[5:0] I;
6 wire [5:0] O;
7 // instantiate the circuit under test
8 equal uut(I,O);
9 // test vector generator
10 initial
11 begin
12     //test 1
13     I=6'b000001;
14     #200;
15     //test 2
16     I=6'b000010;
17     #200;
18     //test 3
19     I=6'b000100;
20     #200;
21     //test 4
22     I=6'b000110;
23     #200;
24     //test 5
25     I=6'b001000;
26     #200;
27     // stop simulation
28     $stop;
29 end
30 endmodule // ending module
```

Figure 1.0

Waveform for equal.v




Figure1.1

Figure 1.2 : equal.v waveform - radix set to binary

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

2. Inverting.v : This section contains the waveform, code and testbench for $f_{xn}=010$ and $f_{xn}=011$.

010	-A
011	-B

Code for inverting.v

C:/Users/PARAG GARG/Assignment1.xsim/Assignment1.xsim.srcc/sources_1/new/inverting.v

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Create Date: 28.10.2021 20:25:16
4  // Module Name: negate
5  ///////////////////////////////////////////////////////////////////
6  // THIS MODULE CALCULATES THE 2'S COMPLEMENT INVERSION OF THE 6-BIT INPUT
7  // starting module
8  module inverting(
9    // I/O ports
10   input [5:0] I, // taking input as I
11   output [5:0] O // taking output as O
12 );
13 //body
14 assign O= ~I + 000001; // assigning Output as ~I+000001 since it is an inversion function
15 // O will return -A when fxn=010 and -B when fxn=011
16
17 endmodule // ending module

```

Figure 1.3

Testbench for inverting.v

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Create Date: 28.10.2021 22:14:08
4  // Module Name: negate_testbench;
5  module inverting_testbench;
6    reg[5:0] I;
7    wire [5:0] O;
8    // instantiate the circuit under test
9    negate uut(I,O);
10   // test vector generator
11   initial
12   begin
13     //test 1
14     I=6'b000001;
15     #200;
16     //test 2
17     I=6'b000010;
18     #200;
19     //test 3
20     I=6'b000100;
21     #200;
22     //test 4
23     I=6'b000110;
24     #200;
25     //test 5
26     I=6'b001000;
27     #200;
28     // stop simulation
29     $stop;
30   end
31 endmodule // ending module

```

Figure 1.4

Waveform for inverting.v




Figure 1.5 : inverting.v waveform - radix set to binary

3. a<b :

100	A<B (is A less than B)
-----	------------------------

I tried to run the code for $A < B$ comparator and used the previous modules to do it but it did not work. I tried to negate the final output of my previous code and made some changes but the error still persists. I have attached a screen grab of the waveform and have submitted the module files as well.

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)




Figure 1.6

4. **XNOR.v** : This section contains the waveform, code and testbench for $f_{xn}=101$.

101

(A *xnor* B) (Bitwise XNOR)

Code for XNOR.v

C:/Users/PARAG GARG/Assignment1.xsim/Assignment1.xsim.srcts/sources_1/new/xnor.v

```

1 `timescale 1ns / 1ps
2 // Create Date: 28.10.2021 20:38:27
3 // Module Name: xnor
4 // THIS MODULE PERFORMS THE BITWISE XOR ON TWO 6-BIT INPUTS
5 // starting module
6 module XNOR(
7     // I/O ports
8     input [5:0] I1, // taking inputs as I1 and I2
9     input [5:0] I2,
10    output [5:0] O // taking output as O
11 );
12 assign O[0] = I1[0]*I2[0] + (~I1[0])*(~I2[0]);
13 assign O[1] = I1[1]*I2[1] + (~I1[1])*(~I2[1]);
14 assign O[2] = I1[2]*I2[2] + (~I1[2])*(~I2[2]);
15 assign O[3] = I1[3]*I2[3] + (~I1[3])*(~I2[3]);
16 assign O[4] = I1[4]*I2[4] + (~I1[4])*(~I2[4]);
17 assign O[5] = I1[5]*I2[5] + (~I1[5])*(~I2[5]);
18
19 endmodule //ending module

```

Figure 1.7

Testbench for XNOR.v(XNOR_testbench.v)

```

1 `timescale 1ns / 1ps
2 // Create Date: 28.10.2021 22:21:21
3 // Module Name: XNOR_testbench
4 module XNOR_testbench;
5     // signal declaration
6     reg [5:0] I1;
7     reg [5:0] I2;
8     wire [5:0] O;
9     // instantiate the circuit under test
10    XNOR uut(I1,I2,O);
11    // test vector generator
12    initial
13    begin
14        //test 1
15        I1=6'b000001;
16        I2=6'b000010;
17        #200;
18        //test 2
19        I1=6'b000010;
20        I2=6'b000110;
21        #200;
22        //test 3
23        I1=6'b000100;
24        I2=6'b001001;
25        #200;
26        //test 4
27        I1=6'b000110;
28        I2=6'b110000;
29        #200;
30        //test 5
31        I1=6'b001000;
32        I2=6'b100100;
33        #200;
34        // stop simulation
35        $stop;
36    end
37
38 endmodule // ending module

```

Figure1.8

Waveform for XNOR.v




Figure 1.9 : XNOR.v waveform - radix set to binary

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

5. **adder6bit.v** : This section contains the waveform, code and testbench for $f_{xn}=110$ and $f_{xn}=111$.

110	A+B
111	A-B

Code for adder6bit.v

Testbench for adder6bit.v (adder6bit_testbench.v)

```

1 // timescale 1ns / 1ps
2 /////////////////////////////////////////////////
3 // Create Date: 29.10.2021 02:10:45
4 // Module Name: adder6bit
5 /////////////////////////////////////////////////
6 // THIS MODULE PERFORMS THE ADDITION/SUBTRACTION OF 2 6-BIT NUMBERS
7 // starting module
8 module adder6bit(
9   // I/O ports
10  input wire [5:0] x,
11  input wire [5:0] y,
12  input wire sel,
13  output wire overflow,
14  output wire c_out,
15  output wire [5:0] sum
16 );
17 wire [5:0] sel_y;
18 wire [5:0] c_outs;
19 //body
20 assign sel_y[0] = y[0] ^ sel;
21 assign sel_y[1] = y[1] ^ sel;
22 assign sel_y[2] = y[2] ^ sel;
23 assign sel_y[3] = y[3] ^ sel;
24 assign sel_y[4] = y[4] ^ sel;
25 assign sel_y[5] = y[5] ^ sel;
26
27 FullAdder fa0 (.a(x[0]), .b(sel_y[0]), .cin(sel), .s(sum[0]), .cout(c_outs[0]));
28 FullAdder fa1 (.a(x[1]), .b(sel_y[1]), .cin(c_outs[0]), .s(sum[1]), .cout(c_outs[1]));
29 FullAdder fa2 (.a(x[2]), .b(sel_y[2]), .cin(c_outs[1]), .s(sum[2]), .cout(c_outs[2]));
30 FullAdder fa3 (.a(x[3]), .b(sel_y[3]), .cin(c_outs[2]), .s(sum[3]), .cout(c_outs[3]));
31 FullAdder fa4 (.a(x[4]), .b(sel_y[4]), .cin(c_outs[3]), .s(sum[4]), .cout(c_outs[4]));
32 FullAdder fa5 (.a(x[5]), .b(sel_y[5]), .cin(c_outs[4]), .s(sum[5]), .cout(c_outs[5]));
33
34 assign c_out = c_outs[5];
35 assign overflow = c_outs[5]^c_outs[4];
36
37 endmodule // ending module

```

Figure 2.0

```

1 `timescale 1ns / 1ps
2 /////////////////////////////////////////////////
3 // Create Date: 10/19/2021 04:19:50 PM
4 // Module Name: add_sub_testbench_6bit
5 /////////////////////////////////////////////////
6 module add_sub_testbench_6bit;
7 // signal declaration
8 reg [5:0] xin, yin;
9 reg selin;
10 wire [5:0] test_out;
11 wire overflowout, carryout;
12 // instantiate the circuit under test
13 add_sub_6_bit uut(.xin(xin), .y(yin), .sel(selin),
14 .overflow(overflowout), .c_out(carryout), .sum(test_out));
15 // test vector generator
16 initial
17 begin
18   // test 1
19   xin = 6'b000001;
20   yin = 6'b000000;
21   selin = 1'b0;
22   #200
23   //test 2
24   xin = 6'b111111;
25   yin = 6'b000010;
26   selin = 1'b1;
27   #200
28   // test 3
29   xin = 6'b000100;
30   yin = 6'b000001;
31   selin = 1'b0;
32   #200
33   // test 4
34   xin = 6'b000110;
35   yin = 6'b000110;
36   selin = 1'b1;
37   #200
38   //test 5
39   xin = 6'b001000;
40   yin = 6'b000111;
41   selin = 1'b1;
42   #200
43   //test 6
44   xin = 6'b000111;
45   yin = 6'b000111;
46   selin = 1'b1;
47   #200
48   // stop simulation
49   $stop;
50 end
51 endmodule // ending module

```

Figure 2.1

Waveform for adder6bit.v




Figure 2.2 : adder6bit.v waveform - radix set to binary

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

6. **topALU.v** : This section contains all the combined functions mentioned above in our **MINI-ALU** as defined in the description of assignment-1. And this is the main module we have worked upon and in this module we are calling all our other modules created recently as well as from the previous labs.

fxn	X[5:0]
000	A
001	B
010	-A
011	-B
100	A<B (is A less than B)
101	(A <i>nxor</i> B) (Bitwise XNOR)
110	A+B
111	A-B

Test vectors used are :

```
//test 1           //test 3           //test 5
fxn=000;         fxn=010;         fxn=101;
A=6'b000000;     A=6'b000011;     A=6'b011110;
B=6'b000010;     B=6'b001001;     B=6'b100100;
#200;            #200;          #200;

//test 2           //test 4           //test 6           //test 7
fxn=001;         fxn=011;         fxn=110;         fxn=111;
A=6'b000001;     A=6'b000100;     A=6'b001010;     A=6'b000010;
B=6'b000110;     B=6'b110000;     B=6'b001100;     B=6'b000110;
#200;            #200;          #200;          #200;
```

Code :

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

```
topALU.v
C:/Users/PARAG GARG/Assignment1.xsim/Assignment1.xsim.srzs/sources_1/new/topALU.v

timescale 1ns / 1ps
// Create Date: 28.10.2021 20:57:20
// Module Name: topALU
// THIS MODULE IMPLEMENTS THE ALU BY CALLING OTHER MODULES FOR EACH FUNCTION
module topALU(
    input [5:0] A,           // 6-bit input A
    input [5:0] B,           // 6-bit input B
    input [2:0] fxn,         // 3-bit input fxn
    output reg [5:0] X,      // 6-bit output X
    output reg O,
    output reg c
);
wire overflow1, carryout1,overflow2, carryout2;
wire [5:0]w0,w1,w2,w3,w4,w5,w6,w7;
always @ *
if(fxn==3'b000)
begin
    X=w0;O=0; c=0;
end
else if(fxn==3'b001)
begin
    X=w1;O=0; c=0;
end
else if(fxn==3'b010)
begin
    X=w2;O=0; c=0;
end
else if(fxn==3'b011)
begin
    X=w3;O=0; c=0;
end
else if(fxn==3'b100)
begin
    X=w4;O=0; c=0;
end
else if(fxn==3'b101)
begin
    X=w5; O=0; c=0;
end
else if(fxn==3'b110)
begin
    X=w6; O=overflow1;
    c=carryout1;
end
else if(fxn==3'b111)
begin
    X=w7;O=overflow2;
    c=carryout2;
end
// instantiating the modules
equal eq1(A,w0);           // X = A
equal eq2 (B,w1);          // X = B
inverting n1(A,w2);        // X = -A
inverting n2 (B,w3);       // X = -B
eq4 compare(A,B,w4);       // X = A<B
XNOR x1 (A,B,w5);         // X = A xor B
adder6bit a1 (A,B,0,overflow1,carryout1,w6); // X = A+B
adder6bit a2 (A,B,1,overflow2,carryout2,w7); // X = A-B
endmodule // ending module

```

Figure 2.3 : Code for topALU.v

Waveform:




Figure 2.4 : Waveform for topALU.v - radix set to binary

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

3. Sources :

The project created has the following components:

The design source consists of topALU (MINI-ALU) module which contains the properties of other instantiations of modules. The expanded design sources are the implemented modules used in the modules are given as under :

- eq1 (equal.v)
- eq2 (equal.v)
- n1 (negate.v)
- n2 (negate.v)
- eq4(acompareb.v)
- x1 (XNOR.v)
- a1 (adder6bit.v)
- a2 (adder6bit.v)

The simulation source consists of a topALU_testbench module which further contains the testbenches of other modules.




Figure 2.5 : Project - Design Sources

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

Following is the file directory used :

Name	Date modified	Type	Size
assign_garga.zip	01-11-2021 22:20	Compressed (zipped)...	15 KB
eq4.v	01-11-2021 22:19	V File	1 KB
acompareb_testbenc...	01-11-2021 22:17	V File	2 KB
comparator.v	01-11-2021 22:17	V File	1 KB
topALU.bit	01-11-2021 21:22	BIT File	2,141 KB
topALU_testbench.v	01-11-2021 20:18	V File	2 KB
eq3.v	01-11-2021 20:01	V File	1 KB
topALU.v	01-11-2021 19:28	V File	2 KB
acompareb.v	01-11-2021 18:17	V File	1 KB
inverting.v	01-11-2021 18:00	V File	1 KB
inverting_testbench.v	01-11-2021 17:52	V File	1 KB
adder6bit_testbench.v	01-11-2021 17:38	V File	2 KB
adder6bit.v	31-10-2021 14:10	V File	2 KB
XNOR_testbench.v	31-10-2021 13:55	V File	1 KB
xnor.v	31-10-2021 04:52	V File	1 KB
equal.v	31-10-2021 04:51	V File	1 KB
equal_testbench.v	30-10-2021 19:58	V File	1 KB
Basy3_Master.xdc	30-10-2021 18:51	XDC File	13 KB
add_sub_testbench_...	30-10-2021 00:46	V File	2 KB
add_sub_6_bit.v	28-10-2021 20:10	V File	0 KB
full_adder.v	20-10-2021 09:47	V File	1 KB

Figure 2.6 : File directory

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

The following images constitute the constraints for the Basys3 Board implementation. The implementation is further explained in the demo section.

```

11 ## Switches
12 set_property PACKAGE_PIN V17 [get_ports {A[0]}]
13     set_property IOSTANDARD LVCMOS33 [get_ports {A[0]}]
14 set_property PACKAGE_PIN V16 [get_ports {A[1]}]
15     set_property IOSTANDARD LVCMOS33 [get_ports {A[1]}]
16 set_property PACKAGE_PIN W16 [get_ports {A[2]}]
17     set_property IOSTANDARD LVCMOS33 [get_ports {A[2]}]
18 set_property PACKAGE_PIN W17 [get_ports {A[3]}]
19     set_property IOSTANDARD LVCMOS33 [get_ports {A[3]}]
20 set_property PACKAGE_PIN W15 [get_ports {A[4]}]
21     set_property IOSTANDARD LVCMOS33 [get_ports {A[4]}]
22 set_property PACKAGE_PIN V15 [get_ports {A[5]}]
23     set_property IOSTANDARD LVCMOS33 [get_ports {A[5]}]
24 set_property PACKAGE_PIN W14 [get_ports {B[0]}]
25     set_property IOSTANDARD LVCMOS33 [get_ports {B[0]}]
26 set_property PACKAGE_PIN W13 [get_ports {B[1]}]
27     set_property IOSTANDARD LVCMOS33 [get_ports {B[1]}]
28 set_property PACKAGE_PIN V2 [get_ports {B[2]}]
29     set_property IOSTANDARD LVCMOS33 [get_ports {B[2]}]
30 set_property PACKAGE_PIN T3 [get_ports {B[3]}]
31     set_property IOSTANDARD LVCMOS33 [get_ports {B[3]}]
32 set_property PACKAGE_PIN T2 [get_ports {B[4]}]
33     set_property IOSTANDARD LVCMOS33 [get_ports {B[4]}]
34 set_property PACKAGE_PIN R3 [get_ports {B[5]}]
35     set_property IOSTANDARD LVCMOS33 [get_ports {B[5]}]
36 set_property PACKAGE_PIN W2 [get_ports {fxn[0]}]
37     set_property IOSTANDARD LVCMOS33 [get_ports {fxn[0]}]
38 set_property PACKAGE_PIN U1 [get_ports {fxn[1]}]
39     set_property IOSTANDARD LVCMOS33 [get_ports {fxn[1]}]
40 set_property PACKAGE_PIN T1 [get_ports {fxn[2]}]
41     set_property IOSTANDARD LVCMOS33 [get_ports {fxn[2]}]
42 #set_property PACKAGE_PIN R2 [get_ports {sw[15]}]
43     #set_property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
44
45
46 ## LEDs
47 set_property PACKAGE_PIN U16 [get_ports {X[0]}]
48     set_property IOSTANDARD LVCMOS33 [get_ports {X[0]}]
49 set_property PACKAGE_PIN E19 [get_ports {X[1]}]
50     set_property IOSTANDARD LVCMOS33 [get_ports {X[1]}]
51 set_property PACKAGE_PIN U19 [get_ports {X[2]}]
52     set_property IOSTANDARD LVCMOS33 [get_ports {X[2]}]
53 set_property PACKAGE_PIN V19 [get_ports {X[3]}]
54     set_property IOSTANDARD LVCMOS33 [get_ports {X[3]}]
55 set_property PACKAGE_PIN W18 [get_ports {X[4]}]
56     set_property IOSTANDARD LVCMOS33 [get_ports {X[4]}]
57 set_property PACKAGE_PIN U15 [get_ports {X[5]}]
58     set_property IOSTANDARD LVCMOS33 [get_ports {X[5]}]
59 set_property PACKAGE_PIN U14 [get_ports {O}]
60     set_property IOSTANDARD LVCMOS33 [get_ports {O}]
61 set_property PACKAGE_PIN V14 [get_ports {c}]
62     set_property IOSTANDARD LVCMOS33 [get_ports {c}]

```

Figure 2.7

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

4. Schematics Generated :




Figure 2.8 : Schematic representation



Figure 2.9 : Synthesised Design




Figure 3.0 : Implemented Design

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

5. Demonstration :




Figure 3.1 : Basys3 board

Target language - Verilog

The basys board implementation which was shown in the sources is further elaborated as follows:

#Switches

V17	A[0]	V2	B[2]
V16	A[1]	T3	B[3]
W16	A[2]	T2	B[4]
W17	A[3]	R3	B[5]
W15	A[4]	W2	fxn[0]
V14	A[5]	U1	fxn[1]
W14	B[0]	T1	fxn[2]
W13	B[1]		

#LED's

U16	X[0]	V19	X[3]
E19	X[1]	W18	X[4]
U19	X[2]	U15	X[5]

OFF led = 0 bit whereas ON led = 1 bit.

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

Basys3 board test cases:

Case 0 : $f_{xn} = b'000$ Input A = 000001
B = 111111




Figure 3.2 : Output A = 000001

Case 1 : $f_{xn} = b'001$ Input A = 100001
B = 000110




Figure 3.3 : Output B = 000110

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)

Case 2 : $fxn = b'010$ Input A = 000010
B = 000110




Figure 3.4 : Output -A = 111110

Case 3 : $fxn = b'011$ Input A = 000010
B = 101111




Figure 3.5 : Output -B = 010001

Case 4 : $fxn = b'101$ Input A= 011110
B = 100100

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)



Figure 3.6 : Output A xnor B = 000101

Case 5 : $fxn = b'110$ Input A = 001010
B = 001100



Figure 3.7 : Output A+B = 010110

Case 6 : $fxn = b'111$ Input A = 000010
B = 000110

(Note : This laptop belonged to my brother "Parag Garg", which is why all directories shows his name instead of mine.)




Figure 3.8 : Output A-B = 111100

6. Conclusion : I have learned Vivado to use and implement digital combinational circuits with the help of all the previous modules such as eq2,eq3 and recent modules such as adder6bit,xnor etc and mainly through the main module topALU (MINI-ALU).