

**Goal:** Our goal was to design a Finite Impulse Response (FIR) filter, where,  $N$  represents window length (5 in our test benches),  $x$  is the vector of input data,  $y$  is the vector of output data, and  $h$  is the vector of coefficients.

$$y[n] = \sum_{k=0}^{N-1} h[k].x[n-k]$$

### Procedure:

Test	Test Scenario
FUNCTIONALITY TESTS	
1	1) Write 3 coefficients into the coefficient buffer. 2) Go to reset state.
2	1) Write data_in in internal coefficients buffer until it is full (5 clock cycles). 2) Read from data_in when sample_enable is high as samples and calculate the dot product.
3	1) Go to reset state from s_coeff state . 2) Go to reset state from s_sample state.
4	1) coeff_enable high for 10 clock cycles.
5	1) Update coefficients after beginning sampling. 2) Sample again after new set of coefficients are read.
ERROR TESTS	
1	Coef_enable becomes 'zero' before 5 clock cycles
2	No coefficients are read, sample goes high.
3	Sample_enable and coef_enable both high in the same clock
4	System in error, reset occurs, but sample and coef are still high. Stay in error

**FSM design:** The specifications of a simplified Mealy machine are shown below in Figure 1. The system can be simplified into 4 distinct states, s\_reset, s\_coeff, s\_sample, and s\_error. The reset state is the return point for a system failure. Here everything is returned to 0 and the system is refreshed when reset goes low. When reset goes high, and coef\_enable is high, the coeff buffer stores data from data in, and transitions to s\_coef state. Here, as long as coef\_enable is high, reset is low, and the coeff register has not filled, it will continue to fill. If coef\_en does not stay high long enough (multiples of 5 clock cycles) to fill the buffer, the state will transition to s\_error and wait for a reset, otherwise it transitions to s\_sample for sampling. In s\_sample, data\_out is computed with the dot product combinatorial block, and the sample count increases until sample\_en goes low, and coef\_enable goes high. If both are high at the same time, the state will transition to s\_error. Out\_enable will go low in either case when the s\_sample state is left.

**Synthesis:** In our model, the data input and FIR coefficients would enter on 8-bit buses leading flip-flops to store the data in the sample and coef registers. As the system is clocked, the inputs are sampled, through a shifter into a buffer (coef registers of size 5) for multiple of 5 clock cycle. Then it moves to filter state for performing the dot product between the data\_in and the coefficients in the coef register. The 'current state' which controls this counter would be synthesized as a decoder with inputs based on the combinational logic of the reset, coef\_en, sample\_en, and count. When the combination of those signals is determined, it would be stored in a buffer 'next state' to be loaded into 'current state'. The 'current state' register's output would be the input to a selector to decide which combinational logic circuits to follow, as described by our if statements. The dot product of the coefficients with the data\_input is calculated within more combinational logic including the use of 4 of our 16-bit CLA-Adders. The output would leave the system on a 16-bit bus. This synthesis can be viewed more closely in Figure 2.

Figure 1: Extended FSM of mealy machine of FIFO




Figure 2: Diagram showing synthesized elements of FIFO

