Name: Ananya Prasad

Reg No: 20BCE10013

Exam : EEE1001/TEE

Semester: Fall Sem-2021-22

SLOU; E11+ E12+ E13

Date: 10 Jan, 2022

Faculty: Dr Saumitra Nayak Sir

1 (6)

V=325 sin 314t L-R series circuit i = 14.14 sin (314 + -60°)

araclate L, L and power concurred.

V= 325 sin 314+

V= Vm sin wt

 $\frac{50}{12}$ (RMA = $\frac{326}{1.414}$ = 229.8 ~ 230V.

Now, 2nf=W= 314

 $f = \frac{314}{2 \times 3.14} = 50 \text{ Hz}$

Now, [= Im sin (wt-\$) 4 similar to 1=14.14 sin (3146-60")

now 1 = Im (eng value)

 $I = \frac{14.14}{1.414} = 10 A$

Ø=60°

: Ponerfactor = cos \$ = cos Go = 1

 $P = V | cos \phi = 230 \times 10 \times \frac{1}{2}$

= 1150 W

Impedance =
$$Z = \frac{V}{I} = \frac{23p \times 20}{192 - 60^{\circ}} = 230 \times 60^{\circ} \Omega$$

Now, z can be denoted as,
$$z = 28 (\cos 60 + j \sin 60)$$

$$= 23 \times 1 + j \times 23 \times \frac{\sqrt{3}}{2}$$

$$= 11.5 + 19.918 j$$

= R + ° X X L


$$L = \frac{19.918}{217 \times 50} = \frac{19.918}{2 \times 3.14 \times 50} = \frac{19.918}{214} = 0.063 \text{ H}$$

THE WALLS IN THE STATE OF THE STATE OF THE STATE OF

B las ing of p-n-junction

honen I side is connected to +ve to battery and n'u connected to negative of balty, p-n junction is forward biased, and if it is connected opposed PRIVARD BIAS


=



The holes on p sides are + and e on n sides are negative., when current is passed, the positive terminal of battery will repel the holes from-terminal. Similarly chetroni are reliped from negative side. As a result une width of depution ager will reduce. The political barner will also get reduced. If voltage is gradually increased, the depletion tageon and parrier potention wie desappear

The porward voltage v, V/s F F characteristics for germanism and sulcon, the graphshows the forward current increases. Thus inforward biased p-n juinclion, polentiel barnier is neutralised allowing current flow.

TYPES OF CURRENTS & The corrent plowing due to majority carriers of minority Transient current: An oscillatory or a periodic current that flows in a circuit for a short time feart following an electromagnetic disturbance surface leakage current: Diode revers e current that pause along the cuttad of serieonductor materials. PTO



Scince the holes of the pside are attracted to negative turning and electrone on posterie side, the depletion layer widers as applied voltage circreases. The barrier voltage also increases as ruen the majority charge carriers. Crossing the barrier is reduced to zero. As minority charges are very use, small current (IMA) will flow. The number of meriony charges article in crease in reverse voltage is required across the small current. Any is called reverse saturation current.

3(b) 4-16 deader by 2 to 4 deader. Quick pointes

A - MSB , D - 1SB.

ENABLE LOGIC

A B C D	beloder enabled.
- X	DI
	D ₂
	P 3
'	D4).

when A and B are zern, (and co is triespective) = DI when A = 0, B = 1 viespective of CD; $\Rightarrow D2$.

when A = 1, B = 0 irrespective of CD= D3

When A = I and B = D, irrespective of CD = D4


:. D1, D2, D3 and D4 depends on De decod

ABCD (Inpur)	becoder enabled.	1
0000	Di	butput ines
0001	DI	Yo
0010	Di	ΥĮ
0011	DI	Y2 Y3
0100	D2	Y4.
0101	D2	Ys-
0110	D ₂	Yc
0111	D2	Ϋ́
1000	РЭ	У g
1001	D 3	Yq

ABCD Linput)	Decoder enabled	output unes
1010	b 3	Y10
1011	D 3	Y11
1100	Dγ	Y12
1101	Dų	Yrs
1110	Dγ	Уи
Plane	b y d	Y15

explanation \$ isomer ABCD = 0000, D1 as decoder is chosen and yo as output line. A Similarly 1 when ABCD = 0001, D1 is decoder and Y1 is the pulpet line, while verify the enable logic 1 NC are choosing the decoder here. Y0-Y3 have D1 1/4-V \$ have D2, Y8-Y11 have D3 and Y12-Y15 have D4.

Hence, we have successfully implemented a 4-16 decoder using 2-4 decoders.



$$I_0 = \frac{V}{R} = \frac{12}{1} = 12A$$

$$i = 12 \left(1 - e^{-\frac{0.4}{1.4}}\right)$$

$$= \frac{1}{2} = e^{-\frac{t}{l \cdot q}}$$

$$-\frac{t}{1.4} = log(\frac{1}{2})$$
 ; $-t = -0.756$

 $i \quad z = \frac{L}{R} = \frac{1.4}{1} = 1.4$


4-BIT RIPPLE COUNTER

This counter cuses a series connection of J-K flip flops.

Each output of flip flor is connected to the clock pulse input of next higher order flip flop.

The perip trop holding the LSB renevo incoming count pulses.

J k inputs are 1.



c p vipur has a small circle to videcate that the flip flop complemente during a negative - going transition (butput connected 1 > 0). The consest order bit 90 must be compremented with each count pulse.

 $Q_1 \Longrightarrow 1 \rightarrow 0 \rightarrow Q_2$ and so on

sta	te seg	unux			L	s·D			
	Q3	Q2	6	, \	Ø	s:B	Dec	e vae	1
	0	0	(0		0		0	t
	0	Ö		0		1		1.	
	0	0		1	, (0	1	2	+ [+
	0	O		1		1		3	_
	0	1		0		0	1	4	
	0	1		0		1	1	5	
Party Street	0	1		1	1	0	+	6	+
	0	1		1	+	1	+	7	-
	1	0	1	0	+	0	+	-	+
	1	0	1	0	+		+	8	4
	1	0	+	1	+		+	9	1
		_	+		-	0	1	Ιb	_
		0	-		1			11	-
1	and the latest designation of the latest des		WHI COLUMN	D		0		12	7
	- Control of the Cont		Miles (Mary State)	0		1		13	+
	1	1		1		0		14	

1	Ø3	02	. 01	02	oce val
-	1	1	1	1	15
1	U	0	0	0	furreser

