Reg. No.:
Name :



TERM END EXAMINATIONS (TEE) – May 2021

Programme	: B.Tech. – All Branch	Semester	: Winter 2020-21
Course Name	: Digital Logic Design	Course Code	: ECE2002
Faculty Name	: Dr. Jitendra Kumar Tandekar	Slot / Class No	: B11+B12+B13/ 0371
Time	: 1½ hours	Max. Marks	: 50

Answer ALL the Questions

Q. No.					Question De	escription			Marks
				P	ART - A	(30 Mar	ks)		
1	(a)	of the sub affix a mi (i) 10011 (ii) 10001 (iii) 1001	otrahend. Wh inus sign.	_	_			d its 2's complement and	10
		(10) 1010	00 - 10101			OR			
2	 (b) Simplify the following Boolean functions, using four-variable maps: F (w, x, y, z) = Σ(1, 4, 5, 6, 12, 14, 15) F (A, B, C, D) = Σ (2, 3, 6, 7, 12, 13, 14) F (w, x, y, z) = Σ (1, 3, 4, 5, 6, 7, 9, 11, 13, 15) F (y) F (A, B, C, D) = Σ (0, 2, 4, 5, 6, 7, 8, 10, 13, 15) (a) For the following state table: 							10	
		Present Next state Output							
			Present State	Next state $x=0$ $x=1$		x=0	x=1		
			a	$\frac{f}{f}$	b	0	0		
			b	d	c	0	0		
			c	f	e	0	0		
			d	g	а	1	0		
			e	d	c	0	0		
			f	f	b	1	1		
			g	g	h	0	1		
			h	g	а	1	0		
		(ii) Tabula	the correspon te the reduce the state dia	ed state ta	ble.		educed st	ate table.	

	OR				
(b)	b) Explain the working of clocked JK flip-flop with the help of truth table.				
3 (a)	Design the 3-bit ripple up-counter and explain the operation in details with positive edge triggering.				
OR					
(b)	Explain port Declaration with an example using Verilog code.	10			
	PART - B (20 Marks)				
4	Design a 4-bit adder circuit and explain the operation in details with appropriate example.	10			
5	A 4-bit SIPO register is used with feedback as shown in the figure 1. the shifting sequence is $Q_A \rightarrow Q_B \rightarrow Q_C \rightarrow Q_D$. If the initial output is "0000", then in which clock cycle will the same output be repeated? CLK Serial In Q_A Q_B Q_C Q_D Figure 1.	10			