

Name: Ananya Prasad

Reg No: 20BCE10073

Exam: EEE1001/TEE

Semester: Fall Sem-2021-22

SLOT: E11 + E12 + E13

Date: 10 Jan, 2022

Faculty: Dr Saumitra Nayak sir

1 (b)

$v = 325 \sin 314t$ L-R series circuit

$i = 14.14 \sin (314t - 60^\circ)$

Calculate L, R and power consumed.

$$V = 325 \sin 314t$$

$$v = v_m \sin \omega t$$

$$\text{So, } v = \frac{v_m}{\sqrt{2}} \quad (\text{RMS}) = \frac{325}{1.414} = 229.8 \sim 230V$$

$$\text{Now, } 2\pi f = \omega = 314$$

$$f = \frac{314}{2 \times 3.14} = 50 \text{ Hz}$$

Now, $i = I_m \sin (\omega t - \phi)$ is similar to $i = 14.14 \sin (314t - 60^\circ)$

$$\therefore I_m = 14.14$$

$$\text{now } I = \frac{I_m}{\sqrt{2}} \quad (\text{RMS value})$$

$$\therefore I = \frac{14.14}{1.414} = 10 \text{ A}$$

$$\phi = 60^\circ$$

$$\therefore \text{Power factor} = \cos \phi = \cos 60 = \frac{1}{2}$$

$$P = VI \cos \phi = 230 \times 10 \times \frac{1}{2}$$

$$= 1150 \text{ W}$$

PTO

(2)

$$\text{Impedance} = Z = \frac{V}{I} = \frac{230 \angle 0}{10 \angle -60^\circ} = 23 \angle 60^\circ \Omega$$

Now, Z can be denoted as, $Z = 23 (\cos 60^\circ + j \sin 60^\circ)$

$$= 23 \times \frac{1}{2} + j \times 23 \times \frac{\sqrt{3}}{2}$$
$$= 11.5 + 19.918 j$$
$$= R + j X_L$$

$$\therefore R = 11.5 \Omega$$

$$X_L = 19.918$$

$$X_L = 19.918$$



$$L = \frac{19.918}{2\pi \times 50} = \frac{19.918}{2 \times 3.14 \times 50} = \frac{19.918}{314} = 0.063 \text{ H}$$

PTD

Biasing of p-n junction

When p side is connected to +ve to battery and n is connected to negative of battery, p-n junction is forward biased. and if it is connected opposite then it is reverse biased.

FORWARD BIAS



The holes on p sides are + and e^- on n side are negative. When current is passed, the positive terminal of battery will repel the holes from terminal. Similarly electrons are repelled from negative side. As a result the width of depletion layer will reduce. The potential barrier will also get reduced. If voltage is gradually increased, the depletion region and barrier potential will disappear.



The forward voltage V , vs I_F characteristics for germanium and silicon, the graph shows the forward current increases. Thus in forward biased p-n junction, potential barrier is neutralised allowing current flow.

TYPES OF CURRENTS → The current flowing due to majority carriers & minority carriers.

- * Transient current: An oscillatory or a periodic current that flows in a circuit for a short time ~~first~~ following an electromagnetic disturbance.
- * Surface leakage current: Diode reverse current that passes along the surface of semiconductor materials.

4

Reverse bias



Since the holes of the p side are attracted to negative terminal and electrons on positive side, the depletion layer widens as applied voltage increases. The barrier voltage also increases as such the majority charge carriers crossing the barrier is reduced to zero. As minority charges are very less, small current (mA) will flow. The number of minority charges carrier are small and very less voltage is required across the junction. Any increase in reverse voltage does not increase the small current. This is called reverse saturation current.

PTO

3(b) 4-16 decoder by 2-to-4 decoder.

5

Quick points:

A → MSB, D → LSB.

⇒ ENABLE LOGIC

A B C D	Decoder enabled.
0 0 X X	D ₁
0 1 X X	D ₂
1 0 X X	D ₃
1 1 X X	D ₄

When A and B are zero, (and CD is irrespective) ⇒ D₁

When A = 0, B = 1 irrespective of CD ⇒ D₂.

When A = 1, B = 0 irrespective of CD ⇒ D₃

When A = 1 and B = 1, irrespective of CD ⇒ D₄

∴ D₁, D₂, D₃ and D₄ depends on D₅ decoder


A B C D (Input)	Decoder enabled.	Output lines
0 0 0 0	D ₁	Y ₀
0 0 0 1	D ₁	Y ₁
0 0 1 0	D ₁	Y ₂
0 0 1 1	D ₁	Y ₃
0 1 0 0	D ₂	Y ₄
0 1 0 1	D ₂	Y ₅
0 1 1 0	D ₂	Y ₆
0 1 1 1	D ₂	Y ₇
1 0 0 0	D ₃	Y ₈
1 0 0 1	D ₃	Y ₉

PTO

ABCD (input)	Decoder enabled	Output lines
1010	D ₃	Y ₁₀
1011	D ₃	Y ₁₁
1100	D ₄	Y ₁₂
1101	D ₄	Y ₁₃
1110	D ₄	Y ₁₄
1111	D ₄	Y ₁₅

Explanation: When ABCD = 0000, D₁ as decoder is chosen and Y₀ as output line. Similarly, when ABCD = 0001, D₂ is decoder and Y₁ is the output line, while using the enable logic, we are choosing the decoder here. Y₀-Y₃ have D₁, Y₄-Y₇ have D₂, Y₈-Y₁₁ have D₃ and Y₁₂-Y₁₅ have D₄.

Hence, we have successfully implemented a 4-16 decoder using 2-4 decoders. There are 5 decoders to be used here.



PTO

4)

(7)

$$L = 1.4 \text{ H}$$

$$R = 1 \Omega$$

$$V = 12 \text{ V}$$

$$t = 400 \text{ ms} \rightarrow 0.4 \text{ s}$$

$$\text{For } i = I_0 (1 - e^{-t/\tau})$$

$$\tau = \frac{L}{R} = \frac{1.4}{1} = 1.4$$

$$I_0 = \frac{V}{R} = \frac{12}{1} = 12 \text{ A}$$

$$\therefore i = 12 \left(1 - e^{-\frac{0.4}{1.4}} \right)$$

$$= 12 \left(1 - e^{-0.285} \right)$$

$$= 3 \text{ A}$$

For decaying current ; $i = I_0 e^{-t/\tau}$

$$\text{Now, } 6 = 12 e^{-\frac{t}{1.4}}$$

$$= \frac{1}{2} = e^{-\frac{t}{1.4}}$$

$$-\frac{t}{1.4} = \log\left(\frac{1}{2}\right) \quad ; \quad -t = -0.756$$

$$= t = 0.756 \text{ s}$$


PTO

5

4-BIT RIPPLE COUNTER

This counter uses a series connection of J-K flip flops.
Each output of flip flop is connected to the clock pulse input of next higher order flip flop.

The flip flop holding the LSB receives incoming count pulses.
J K inputs are 1.



CP input has a small circle to indicate that the flip flop complements during a negative-going transition (output connected 1 \rightarrow 0).
The lowest order bit Q_0 must be complemented with each count pulse.

$$Q_0 \Rightarrow 1 \rightarrow 0 \rightarrow Q_1$$

$$Q_1 \Rightarrow 1 \rightarrow 0 \rightarrow Q_2 \text{ and so on}$$


State sequence \rightarrow

MSB	Q_3	Q_2	Q_1	LSB Q_0	Dec. val
	0	0	0	0	0
	0	0	0	1	1
	0	0	1	0	2
	0	0	1	1	3
	0	1	0	0	4
	0	1	0	1	5
	0	1	1	0	6
	0	1	1	1	7
	1	0	0	0	8
	1	0	0	1	9
	1	0	1	0	10
	1	0	1	1	11
	1	1	0	0	12
	1	1	0	1	13
	1	1	1	0	14

Q_3	Q_2	Q_1	Q_0	Dec. val
1	1	1	1	15
0	0	0	0	full reset

PTO

(9)

Timing diagram

A FF toggles with every clock pulse. it receives.

B flip flop toggles whenever A flip flop changes from 1 to 0.

C flip flop toggles whenever B flip flop changes from 1 to 0.

D flip flop toggles when C changes from 1 to 0.

Q_0 changes as soon as the negative edge of clock is encountered.

Q_1 is changing when negative edge of Q_0 is encountered and so on.

— X ————— X ————— X —

THANK YOU SIR!