NAME: Ananya Prasad

ROLLNO: 20BCE10093

SUBJECT : ECE 2002

FACULTY: Dr Jitundra Kumar

SLOT : BII+ BI2+ BI3

SEMESTER! II

DATE : 20 April, 2021

Caro + AHAT (The Ar

ARC'L PA'EL PARCE

ARBIT PETER NE

ALLA LA LANA

JAPA - 14

A BEEFE

146 1 146

(A+'4) 13

1 1 A 4 9 4 - 1 A A

MIDSEM EXAMINATION

B burney

1 Reduce the following Boolean expression to indicated number of siterals:

(i) A'c'+ABC+AC' (3 literals)

A'c'+AC'+ABC

= C'(A'+A)+ABC

 $= C' \cdot I + ABC$ = C' + ABC = (C' + AB) (C' + C) = AB + C'

(x'y'+z)'+z+xy+wz (2 warraes) (x'y'+z)'+z+wz+xy

(x'y'+z') + z(1+w) + xy (x'y'+z') + z + xy(x + y)z' + z + xy

 $(z + (x + y)) \cdot (z + z') + xy$

(z + (x+y)). 1 + xy

x + y + z + xy (absorption)

2+y+z

(ů)

```
A'B (B'+C'D) + B (A+A'CD) (1 literal)
(iii)
      = A'BD' + A'BC'D + AB + A'BCD
    = A'BD (C+C') + A'BD' + AB
      = A'BD + A'BB' + AB
                             THE LANGE THE PARTY OF
      = A'B(D+D1) +AB
       = A'B + AB
    THE CARTAST CHARLES IN CORP. THE CALL STREET OF THE CORP.
    (A'+C) (A'+C') (A+B+C'D) (4 viterals)
 رروثي
                                          34A4 14 14
```

344613

· . A A -

DX XIA CATES

the of I of the section

Camplianay i has 1 -1 with

(A'+c) (A'+c') (A+B+c'D) (A' + CC') (A+B+ C'D) A1 (A+ B+ C1 D) Contract -A A' + A B + A'C' D


A'B + A'C'D A'(B+c'b)


(2 literals) ABC'D + A'BD + ABCD (V) 4 = 1 = 1 1 = 1 To ABD(C'+C)+A'BD 6x +2 + 12 5 1 + 25.

ABD + A'BD ge + (1, 15), (g + 8' + 5 BD (A'+A)

BD


5






(iii)

A B'C'D' + AB'D + A BC + AB CD+ AB'C



(w)

A'B'C'D' + BC'D + A'C'D + A'BCD + ACD'




The 3:8 line decoder a also called binary to octal decoder. There are a total of eight butpule, i.e, Yo, Y, Y2, Y3, Y4, Y4, Y4, Y6, Y4 and three inputs Ao, A1 and A2. This circuit has an enable E.

The main function of a decoder is to change a code into a set of signals because it is opposite to an encoder. It receives several inpute and gives decoded output.


when enable is set to 1, the truth table is as follows >

T	and the same of the same		as follows >								
ENABLE	Ao	A,	A ₂	, 7,	Y6	YS	Y4	Y3 .	Y2°	Υ,	У,
D	x	X	×,	10	0	o	. 0	0	0	D	0
1	0	D	0	. 0	0	0	0	0	Ö	D	ACTION OF THE ACTION AND ACTION OF THE ACTION OF
1	O	0	V-1	0	0	0	0	0	0		0
1	0	1	0	0	0	0	0	0	ı	0	0
1	0	Ī		0	0	0	0	1	0	0	0
1	1	0	0	0	0	.0	١	0.	0	0	0
1	1	0	1	0	0		0	0	0	O	0
1	1	4	0	0	1	O	0	O	0	0	0
	A IL			1	0	0	011	0	0	0	0
A h a · · · · · ·	S		1		-	1	1	1	1	5	9


when the E is low, all the output pins are low.




LOGIC EXPRESSIONS:



Here, there are Ithree NOT gates and 8 three input AND gates






LOGIC O

WORKING OF GOCKED AS FLIP FLOP WITH TRUTH TABLE

* clock is added to an RS flip floop to control the time at which the flip kop changes the state of the output.

* In the clocked R-S geip feop, some inpute are blocked his the receipte a pulse from a source called clock. The feip flop works only whin the pulse is applied according to the inputs.

* The circuit à given by two AND gates with the regular R-S kipkop. * There is one more column in the table called as clock input (c).



CLOCKED RS FLIP FLOP

Truth table

Initiae	- Inpo	ıtı	Output	Change con		
	<u> </u>		Taque	Change shown		
9	3 2	R	Q(t+1)	No change		
0	D	Đ	0	No change		
0	0	1	0	Closer Q		
0	1	0	1	set 9		
0	1	1	×	indeterminate		
1	0	0	1	No change		
1	0	ı	0	cuarg		
1	1	O	- 1	Set 9		
1 .	1	i	×	indeterminati		
				di di		