11 May 21

NAME: Ananya Praiad

Reg No: 20BCE 10093

Semester: 11

Subject : ECE 2002

Stot: B11+B12+B13


PACULTY: Dr Jilandra Kumar

1(b)(i) $F(w,x,y,z) = \Sigma(1,4,5,6,12,14,15)$

2 pars, 1 quad

= wyz + zz + wzy


(ii) $F(A_1B_1C_1D) = E(2_13_1G_17,12_13_14)$



2 pairs, I quad


FAC+ ABE + RCE


(iii)
$$F(w, x, y, z) = \Sigma(1, 3, 4, 5, 6, 7, 9, 11, 13, 15)$$



1 oct , 1 quad

⇒ と + 元 火





There are 8 states >

$$a = 0 \quad 0 \quad 0$$
 $b = 0 \quad 0 \quad 1 \quad \text{(state assignment)}$
 $c = 0 \quad 1 \quad 0$
 $d = 0 \quad 1 \quad 1$
 $e = 1 \quad 0 \quad 0$
 $f = 1 \quad 0 \quad 1$
 $g = 1 \quad 1 \quad 0$
 $h = 1 \quad 1 \quad 1$

(If next state 8 output of two present states are same,—then we can eliminate one)

PRESENT	STATE	NEXT	STATE	1	
=> a		X=0	X=1	$\chi = 0$	TPUT
$\rightarrow b$		1	Ь	0	0 0
⇒ c		a	C = a	o	0
		6	C= b	0	0
$\sim r d$ $\rightarrow e$		9	a	1	0
$\rightarrow e$		d	C = a	0	0
1		1	Ь	1	1
J		3	h = a	0	1
~ h		9	a	0	O

(ii)

Reduced State table

Reduced 5 to	te table						
Present state		Next State			Output		
		x = 0	X = 1		x = 0		
a		t	6		0	0	
ĭ		d	a		O	0	
Ь		g.	a		• 1	0	
d			Ь	20	1	1	
+		t			0	1	
9.	,	9	h				
F		(a) 110					
	010						
0/1		110	A	`			
	(G)	1/1	> (b)		1	
	7			0/0	/1/0		
		•	-				
				\widehat{a} -			
	(h)		`	\bigcirc			

0/1

(iii)

Port declaration established the interface of the object to the outside word.

Each port in the port wit is defined as input soutput or input based on the post signal's direction

It can be named accordingly, but it should be any identifier nuthout which is not a reserved word.

It can have any dictared or predictined datalype

If a port declaration includes the net or variable types, then that port is considered completely declared. It is illegal to declare the same port in a net or variable type declaration.

If the port declaración does not include a net or variable lippe, the port can be descared again in a net or variable type declaration

EXAMPLE

end module

For a full adder, module full add 4(sum, c-out, a, b, c-in); // port dictaration starte output [3:0] sum; ouput c-out; input [3:0] a, b; "port declaration ends input c_in; <module internals >

To declare a port small example: (syntax) ENTITY test is

PORT (name: mode data type); END test :

4 - bit adder circuit. (4) Binary adder are implemented to add two binary number. To add 4-bit binary number, we will need to use 4-full adders. The Esconnection of full Badders to create binary adder circult is as toughos. A3 FULL ADDER CO C1 CO C3_ FULL ADDER FULL ADDER FULL ADDER Cout 4-bit binary adder has a sequence of 4 full adders.

First full adder has input (co); input Ao is directly put in full adder the third input is is BoD k. The outputs are So C sum [difference) and Carry (C1).

If k=1, $B_0 + E_0$. A+ B_0 is the operation 2's complement subtraction for ASIB is $A+\bar{B}$: for k=1, the subtraction takes place

similarly if k=0, A+B gives binary addition.

Then, Co is serially passed in second full adder. So is recorded Similarly, A11 A2, A3 are added. Similarly, 1 B1, B2, B3 all expred with k are added successively. C3 becomes total arry. S1, S2, S3 becomes to record to form result with S0.

$$So = 1$$
; $C_1 = 0$
 $So = 1$; $C_1 = 0$
 $So = 1$; $C_1 = 0$
 $So = 1$; $C_2 = 1$
 $So = 1$ with $C_2 = 0$
 $So = 1$; $C_1 = 0$
 $So = 1$; $C_1 = 0$
 $So = 1$; $C_2 = 0$
 $So = 1$; $C_1 = 0$

$$B_0 \oplus k = \overline{B}_0$$
 and $C_0 = k = 1$

$$S_1 = 1$$
 and $C_2 = 0$

here,

$$B = 011 = (3)_{10}$$

4-bit birary adder has a sequence of 4 full adders. We are going to use RTL (Register Transfer level) implementation.


stat	Previous Carry	Augend bits	Addend bics	sum	Next carry
	Co = 0	A = 1	B 0 = 1	So = 0	C1 =1
0	$c_1 = 1$	A1= 1	B1=1	21=1	C2 = 1
		A2=1	Bzsl	S2=1	(3 = 1
2	C2=1	- 1 1	B3 = 1	S3=0	C4=1
3	C3=1	A3 = 0	-3	34	

For example we have considered two penary numbers 7 and 15. both thave previous carry = 0

: sum of two binary numbers 7 and 15 =
$$(4 S_3 S_2 S_1 S_0)$$

= $(10110)_2$
= $16+4+2=(22)_{10}$

of digits to accomposate overflow bit from the binary addition



het
$$Q_A = A$$

$$Q_B = B$$

$$Q_C = C$$

$$Q_D = D$$

UK	1/p	A	В	C	D	
0	0	0	0	0	0	} 1 st
v	1	1	0	0	0	} 2 nd
* *	1	1	1	0	0	} 3 rd
	0	0	1	1	0	3 y in
	0	0	0	1	1	} 5 th
	0	0	0	0	1	z 6 th
	0	0	Ò	0	0	

At each clock pulse, 1/p = BAD

.: Output after 6 cock pueses is 0000.