REQ NO: 20BCE 10093

SUBJECT: ECE 2002


SLOT: B11+ B12+B13

FACULTY : DR JITENDRA KUMAR

ASSIGNMENT-3

1


Write the function of half adder. Draw and explain various implementations. A combinational cuicuit that performs the addition of two bits is called a half adder. There are two input bits and the output consists of sum and carry bits




To find the SUM, We have XOR gate & SUM = A XOR B = A & B

To find the carry, we have AND gate & CARRY = A AND B = AB

LOGIC GATE



LOGIC GATE WITHOUT USING XOR GATE



TRUTH TABE

	1.			
	٨	В	2	C
	0	0	0	0
	0	O A J		0
	1	St. berr	1	υ
1		0	0	1

Explain half subtractor.

Haff subtractor is a building block for subtrazing two binary numbers It has two inputs and two outputs. The inputs are two single but binary numbers and one output are difference and borrow




Boolian expression & Exor for difference NAND for borrow

TRUTH TABLE

A	В	D	Bo
0	0	0	0
0	Y	1	1
1	0	1	0
,		0	0

LOGIC GATE



What is the function of binary multiplier? Explain

A binary multiplier is used to multiply two binary numbers. The two numbers are specifically known as multipliand and mulliplier and the restur is known as production

The bit size of the product is equal to the sum of the bit six of multiplier and multiplicand.


For 1 bit - same as bunaro decimal multiplication

2×2 Bit multiplier

2-Bit Full adder

The partial product of LSBs of inputs le the LSB of product. The other terms of each partial product should be considered and added using a 2-bit full adder.

3





unit in a completational curcuit that accepts a 3-bit number and generally an output binary number equal to the square of input number.


A 3-bit register has 23 possible combination of inputs.


	A STREET, SQUARE STREET, or	Control of the Park of the Par					, v		
	A	В	C	P	Q	R	2	T	u
	٥	, 0	0	0	0	0	0	0	0
	0	D	1	o	0	0	0	0	1
	0	1	0	0	0	O	l,	0	0
	0	1	1	0	0	1	0	0	ı
	1	0	0	D	1	O	110	0	0
		0	1	0	1	7	0	0	1
		1	0	t	0	D	1	0	0
-	1	1	1	ı	1-	0	0	0.	1


Truth table, we have 3 bits input and coutputs on the left side. We have total of 8 possible inputs since the siquare of 8 is 64, so it needs maximum of 6 bits spaces












Let us consider two 4-bit binary numbers A and B as inputs to the digital circuit for the operation with digits.

Bo B1 B2 B3 900 B

The circuit consists of 4 full addressince we are performing operation on 4-bit numbers. There is a control line K that holds a binary value of either by which determines - the operation being carned out is addition or subtraction



As shown, the first full adder has control une directly as its input linput carry control in the input Ao (This elast significant bit of A) is directly input in the full adder. The third input a true Exor of Bo and K (s in fig., but do not conflue it with sum-s). The two outputs produced are the sum /difference(SO) and carry (CI) if the value of E (control kine) is 1, butput of Bo (exor) k = Bo' (complement Bo). Thus the operation would be ADDASSOA+(BO'). Now 2's complement subtraction for two numbers A and B is given by A+B'. This suggests that when k=1, the operation being performed on the four bit numbers is subtraction. Similarly, if the value of k=0, BO (exor) k = BO. The operation is A+B which simple binary addition. This suggests that when k=0, the operation being performed on the four bit numbers in addition


Then co is scriplly passed to the second full adder as one of its butputs.

The sum difference so is recorded as the east significant bit of the sum/diff.

A1, A2, A3 are direct inputs to the second, third and fourth full adder. Then carry c1, c2 are serially passed to the successive full adder as one of the inputs.

C3 becomes the total carry to the sum (difference. \$1, \$2 and \$3 are recorded to form the result with \$0.

Draw and explain the working of early look aread addir. A carry look ahead adder reduces the propogation delay by introducing more complex hardware. In this design the rippe carry design it suitably transformed such that the carry logic over fixed groups of bits of the adder is reduced to two-livel logic.



:				
A	В	c	C+1	Condition
0	0	. 0	Đ	/ 4
0	0	1	D	No Carry Generate
0	١	0	0	40.0100
0	1	1"	1	. 🗸
1	o	0	D .	No carry
Lyn	0	.!	1,	Propagate
1 1	1	0	J . The co	carry
1	- 1	1	-61,	generate:

consider the full adder circuit shown has two variables as Earry generate 'Gi and carry propagate' Pi, then,

The sum output and carry output can be expressed in terms of carry generate (i and carry propagate Pi as.

AirBi are 1 regardless of the input carry. Pi is associated with the propagation

of carry from Ci to Cit1.


The carry output Bookan function of each stage in a 4 stage carry book ahead adder can be expressed as

From the above Poolean equations we can observe that C4 does not have to wait for C3 and C2 to propagate but C4 is propagated at the same time as C3 and C2. Since the Boolean expression for each carry output is the sum of products so these can be implemented with one level of AND gates followed by an OK gate.


Explain the functionality of a decoder

It is a combinational circult the converts n lines of input into 2" lines of output.

At a time, only one input line is activated for simplicity. The produced 2"-bit output code is equivalent to the binary information.



There are various types of decoders, to dimonstrate, lets discuss 2 to 4 line decoder. There are three inputs Ao, A, and E and four outputs . Yo, V, Y2, Y3. A For each combination of inputs, when the enable E is set to 1, one of these four outputs will be 1. The block diagram and the truth table of 2 to 4 line decoder -1



u truth	l service de		טמ	7 PUT	5	
ENABLE	AI	A.,	Y ₃	Y2	yı O	40
0	X	X O	0	0	10	0
1	0	0	0	1	0	0
1 1	1	1	1	0	0	0

The logical expression of the term Yo, 4, 42 and 43 are as follows:


Y3 = E.A1.A.

Y2 = E. A1. A0

Y, = E. A, '. A o

Yo = E.A1 . A . 1


Logical circuit.



With a neat diagram explain 3-8 decoder.

The 3-8 line decoder is also called Binary to Octal Decoder. There are a total of eight outputs, 1.e, Yo, Y, 1, Y2, Y3, Y4, Y-, Y6, Y7 and three inputs Ao, A1, A2.

This circuit how an enable E. When the enable E' is set to 1. The block diagram and Truth table >



Logical expressions >>

Yo = Ao'. A1'A2'

Y1 = Ao. A1'. A2'

Y2 = Ao'. A1. A2

Y3 = Ao. A1 A2

Y4 = Ao'. A1' A2

Y5 = Ao. A1' A2


Y6 = Ao'. A1. A2

Y7 = Ao'. A1. A2

Y6 = Ao'. A1. A2

TRUTH TABLE :


		A									
ENABLE	" 111	PUTS	.,	1		DUT	PUTS		-		
E	Α,	A	A	Y'7	YG	Y5	Y4	Y3	Y2	Y,	70
0	X	1 x	×	0	0	0	0	0	0	0	0
1	D	0	10	0	0	O	D	0	0	D	1
	D	n	1-1	0	0	0	0	O	0	1	0
		1	0	0	0	0	0	0	Ţ	0	0
1	0		.0	D/	0	0	11 O	. 1	0	0	04
1	0	3 'j	1.		0	0		0	0	0	0
1	f	0	0	D		1	0	0	0	0	0
1	1	0	1	0	0	י מ	0	0	0	0	0
i	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	Ü	U				i	
•											




9 Implemente using a 8:1 MUX

(2) F(A,B,C,D) = \(\int(0,1,3,4,\s,9,1\s)\)

	Do	Di	DL	Da	Dy	D5	DG	D7
Ā	0		2	3	4	5	6	7
A	8	9	10	11	12	13	14	(5)
	1	1	D	Ā	Ā	0	0	Α






1.

The basic Flipscop circuit with NAND GATE is SR FLIPFLOP.

This simple feipflop is basically a one-bit memory bistable device that has two inputs on which will 'SET' the device (labelled s) and the other which reset 'the device (labelled R)

SR stands for 'set-reset'. The reset input reset the feipftop bock to its original state with an output of that will beither at a logic wel 1' or eogic "O" depending upon set/reset condition

The simplest way to make an SR Flipplop, just connect together a pair of cross coupled 2-input NAND gales, to form a set I reset bistable also known as an active LOW SR NAND gate latch, so there is feedback from each output to one of the other NAND gate inputs. The device has two inputs, one is set (s), other reset (K), and corresponding outputs q and its complement q.



TRUTH TABLE

	S	F	2	Q		
	4		0	0	1	Set 0>1
Set	1		1	0	1	No change
Reset	0		1	1	0	Reset \$\overline{q} > 0
	1	2 12 13 13 13 13 13 13 13 13 13 13 13 13 13	1	1	0	no change
Invalid	D	14	0		1	Invalid