# User Manual

for S32K1 I2C Driver

Document Number: UM2I2CASR4.4 Rev0000R1.0.1 Rev. 1.0

1 Revision History		2
2 Introduction		3
2.1 Supported Derivatives		3
2.2 Overview		4
2.3 About This Manual		5
2.4 Acronyms and Definitions		6
2.5 Reference List		6
3 Driver		7
3.1 Requirements		7
3.2 Driver Design Summary		7
3.3 Hardware Resources		8
3.4 Deviations from Requirements		8
3.5 Driver Limitations		8
3.6 Driver usage and configuration tips		8
3.7 Runtime errors		.0
3.8 Symbolic Names Disclaimer		. 1
4 Tresos Configuration Plug-in	1	.2
4.1 Module I2c		4
4.2 Container GeneralConfiguration		4
4.3 Parameter I2cDevErrorDetect		4
4.4 Parameter I2cDmaTransferErrorDetect		.5
4.5 Parameter I2cDisableDemReportErrorStatus		5
4.6 Parameter I2cMulticoreSupport		6
4.7 Parameter I2cDmaUsed		6
4.8 Parameter I2cEnableUserModeSupport		7
4.9 Parameter I2cFlexIOUsed		.8
4.10 Parameter I2cTimeoutDuration		.8
4.11 Parameter I2cTimeoutMethod		9
4.12 Parameter I2cVersionInfoApi		9
4.13 Parameter I2cCallback		20
4.14 Parameter I2cErrorCallback		20
4.15 Container I2cGlobalConfig		21
4.16 Reference I2cEcucPartitionRef		
4.17 Container I2cFlexIOModuleConfiguration		22
4.18 Reference I2cClockRef		22
4.19 Container I2cChannel		
4.20 Parameter I2cChannelId		
4.21 Parameter I2cHwChannel		
	- · · -	

$4.22\ Parameter\ I2cMasterSlaveConfiguration \qquad \dots \qquad \dots \qquad \dots \qquad \dots \qquad \dots \qquad \dots$	 24
4.23 Parameter I2cOperatingMode	 24
$4.24 \ Reference \ I2cChannel Ecuc Partition Ref \ $	 25
4.25 Container I2cMasterConfiguration	 26
4.26 Parameter I2cAsyncMethod	 26
4.27 Parameter I2cPrescaler	 27
4.28 Parameter I2cGlitchFilterSDA	 27
4.29 Parameter I2cGlitchFilterSCL	 28
4.30 Parameter I2cPinLowTimeout	 29
4.31 Parameter I2cBusIdleTimeout	 29
4.32 Parameter I2cDataValidDelay	 30
4.33 Parameter I2cSetupHoldDelay	 30
4.34 Parameter I2cClockHighPeriod	 31
4.35 Parameter I2cClockLowPeriod	 32
4.36 Parameter I2cBaudRate	 32
4.37 Reference I2cClockRef	 33
$4.38 \ Reference \ I2cDmaTxChannelRef \dots \dots$	 33
4.39 Reference I2cDmaRxChannelRef	 34
$4.40\ Container\ I2cHighSpeedModeConfiguration \qquad $	
4.41 Parameter I2cMasterCode	
4.42 Parameter I2cDataValidDelay	 35
4.43 Parameter I2cSetupHoldDelay	 35
4.44 Parameter I2cClockHighPeriod	 36
4.45 Parameter I2cClockLowPeriod	 37
$4.46 \ Parameter \ I2cHighSpeedBaudRate \ \dots $	 37
4.47 Container I2cSlaveConfiguration	 38
4.48 Parameter I2cSlaveAddress	 38
$4.49\ Parameter\ I2cSlaveIs10BitAddress $	 39
4.50 Parameter Lpi2cSlaveListening	
4.51 Parameter I2cAsyncMethod	 40
4.52 Parameter I2cSlaveFilterEnable	 40
4.53 Parameter I2cGlitchFilterSDA	 41
4.54 Parameter I2cGlitchFilterSCL	
$4.55 \ Reference \ I2cSlaveDmaTxChannelRef \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	 42
$4.56 \ Reference \ I2cSlaveDmaRxChannelRef \dots \dots$	 43
4.57 Container I2cFlexIOConfiguration	 43
4.58 Parameter I2cAsyncMethod	
4.59 Parameter I2cFlexIOCompareValue	
4.60 Parameter I2cBaudRate	 45
$4.61 \ Reference \ I2cDmaTxChannelRef \dots \dots$	 45

4.62 Reference I2cDmaRxChannelRef	 46
4.63 Reference SclFlexioRef	 46
4.64 Reference SdaFlexioRef	 46
4.65 Container I2cDemEventParameterRefs	 47
4.66 Reference I2C_E_TIMEOUT_FAILURE	 47
4.67 Container CommonPublishedInformation	 48
4.68 Parameter ArReleaseMajorVersion	 48
4.69 Parameter ArReleaseMinorVersion	 49
4.70 Parameter ArReleaseRevisionVersion	
4.71 Parameter ModuleId	
4.72 Parameter SwMajorVersion	 50
4.73 Parameter SwMinorVersion	
4.74 Parameter SwPatchVersion	
4.75 Parameter VendorApiInfix	 52
4.76 Parameter VendorId	 53
5 Module Index	54
5.1 Software Specification	
of software specification in the contract of the software specification in the contract of the	 01
6 Module Documentation	55
6.1 Lpi2c Driver	
6.1.1 Detailed Description	
6.1.2 Data Structure Documentation	
6.1.3 Macro Definition Documentation	
6.1.4 Enum Reference	
6.1.5 Function Reference	
6.2 Flexio_I2c Driver	
6.2.1 Detailed Description	
6.2.2 Data Structure Documentation	 90
6.2.3 Macro Definition Documentation	
6.2.4 Enum Reference	 94
6.2.5 Function Reference	
6.2.6 Variable Documentation	
6.3 I2c Driver	
6.3.1 Detailed Description	 104
6.3.2 Data Structure Documentation	 106
6.3.3 Macro Definition Documentation	
6.3.4 Types Reference	
6.3.5 Enum Reference	
6.3.6 Function Reference	
6.3.7 Variable Documentation	 124

$6.4~\mathrm{Iz}$	2c Driver Configurations
	6.4.1 Detailed Description
	6.4.2 Data Structure Documentation
	6.4.3 Macro Definition Documentation
	6.4.4 Enum Reference
	6.4.5 Function Reference
6.5 F	lexio_I2c Driver Configurations
	6.5.1 Detailed Description
	6.5.2 Macro Definition Documentation
6.6 L	pi2c Driver Configurations
	6.6.1 Detailed Description
	6.6.2 Macro Definition Documentation

# Chapter 1

# **Revision History**

Revision	Date	Author	Description
1.0	24.02.2022	NXP RTD Team	Prepared for release RTD S32K1 Version 1.0.1

# **Chapter 2**

### Introduction

- Supported Derivatives
- Overview
- About This Manual
- Acronyms and Definitions
- Reference List

This User Manual describes NXP Semiconductor I2C for S32K1. I2C driver configuration parameters and deviations from the specification are described in Driver chapter of this document. I2C driver requirements and APIs are described in the I2C driver software specification document.

# 2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32k116\_qfn32
- s32k116\_lqfp48
- $s32k118\_lqfp48$
- s32k118\_lqfp64
- s32k142\_lqfp48
- $s32k142\_lqfp64$
- s32k142\_lqfp100
- $s32k142w_lqfp48$
- $s32k142w\_lqfp64$
- s32k144\_lqfp48

#### Introduction

- s32k144\_lqfp64
- s32k144\_lqfp100
- s32k144\_mapbga100
- s32k144w lqfp48
- s32k144w\_lqfp64
- s32k146\_lqfp64
- s32k146\_lqfp100
- s32k146\_mapbga100
- $s32k146\_lqfp144$
- s32k148\_lqfp100
- s32k148\_mapbga100
- $s32k148_lqfp144$
- s32k148\_lqfp176

All of the above microcontroller devices are collectively named as S32K1.

#### 2.2 Overview

AUTOSAR (AUTomotive Open System ARchitecture) is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

#### AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

### 2.3 About This Manual

This Technical Reference employs the following typographical conventions:

- Boldface style: Used for important terms, notes and warnings.
- *Italic* style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

# 2.4 Acronyms and Definitions

Term	Definition	
API	Application Programming Interface	
AUTOSAR	Automotive Open System Architecture	
ASM	Assembler	
BSW	Basic Software	
DEM	Diagnostic Event Manager	
DET	Development Error Tracer	
C/CPP	C and C++ Source Code	
ECU	Electronic Control Unit	
I2C	Inter-Integrated Circuit	
ISR	Interrupt Service Routine	
N/A	Not Applicable	
VLE	Variable Length Encoding	

# 2.5 Reference List

#	Title	Version
2	S32K1XX Reference Manual	S32K1xx Series Reference Manual, Rev. 14, 09/2021
		S32K116_0N96V Rev. 22/OCT/2021
		S32K118_0N97V Rev. 22/OCT/2021
		S32K142_0N33V Rev. 22/OCT/2021
3	Errata	S32K144_0N57U Rev. 22/OCT/2021
		S32K144W_0P64A Rev. 22/OCT/2021
		S32K146_0N73V Rev. 22/OCT/2021
	S32K148_0N20V Rev. 22/OCT/2021	
4	Datasheet	Rev. 14, 08/2021

### **Chapter 3**

#### **Driver**

- Requirements
- Driver Design Summary
- Hardware Resources
- Deviations from Requirements
- Driver Limitations
- Driver usage and configuration tips
- Runtime errors
- Symbolic Names Disclaimer

# 3.1 Requirements

Requirements for this driver are detailed in the Autosar Driver Software Specification document (See Table Reference List ).

For CDD: I2c is a Complex Device Driver (CDD), so there are no AUTOSAR requirements regarding this module.

It has vendor-specific requirements and implementation.

### 3.2 Driver Design Summary

The I2c driver is implemented as an Autosar complex device driver. It uses the LPI2c and FlexIO hardware peripheral which provides support for implementing the I2c protocol. The I2c driver implements both master and slave mode for LPI2c channels and only master for FlexIO channels. The driver offers a hardware independent API to the upper layer that can be used to configure the I2c and initiate synchronous and asynchronous data transfers. Asynchronous transfer for a master channel use interrupts. The slave operates only in asynchronous mode. Hardware and software settings can be configured using an Autosar standard configuration tool. The information required for an I2c data transfer will be configured in a data structure that will be sent as parameter to the API of the driver. The driver reports errors to the error manager as defined in AUTOSAR.

#### 3.3 Hardware Resources

The hardware configured by the I2c driver is the same between derivatives.

Physical I2c Channels: LPI2C\_0, LPI2C\_1, FlexIO

### 3.4 Deviations from Requirements

None

#### 3.5 Driver Limitations

For Lpi2c channel the driver doesn't support:

- Master mode:
  - Host request input can be used to control the start time of an I2c bus transfer.
  - Flexible receive data match can generate interrupt on data match and/or discard unwanted data.
  - Ultra Fast mode
  - Doesn't support 'bExpectNack' = TRUE
- Slave mode:
  - SMBus alert and general call address.
  - software-controllable ACK or NACK, with optional clock stretching on ACK/NACK bit
  - Configurable clock stretching

For FlexIO channel the driver doesn't support:

- Master mode:
  - Due to device limitations, it is not always possible to tell the difference between NACK reception and receiver overflow.
  - The driver does not support multi-master mode. It does not detect arbitration loss
- Slave mode: not supported.

# 3.6 Driver usage and configuration tips

#### 3.6.0.1 Master mode

Master could transfer data:

- blocking by using I2c SyncTransfer() function
- non-blocking by using I2c\_AsyncTransfer() function

Master mode supports the following asynchronous methods:

- Interrupts
- DMA

```
master configuration /* Channel configuration for channel LPI2C 0 -
3.6.0.1.1 Example of
                            lpi2c
configured as master */
Lpi2c_Ip_MasterConfigType I2c_Lpi2cMasterChannel0_VS_0 =
  /* Slave address - for HLD layer this field is changed at runtime */
   /* 10-bit address - the transfer will use 7-bit transfer */
  FALSE,
   /* Operating Mode - the transfer is in standard mode */
  LPI2C_STANDARD_MODE,
   /* Baudrate parameters - the desired baudrate will be calculated based on this field */
   &baudrateParams0 VS 0,
   /* Pin Low Timeout - Pin Low Timeout will be deactivated */
  0U,
   /* Bus Idle Timeout - Bus Idle Timeout will be deactivated */
  /* Glitch Filter SDA - glitch filter of 1 cycle */
  1U,
  /* Glitch Filter SDA - glitch filter of 1 cycle */
  1U,
   /* Master code - used in highspeed mode, in standard mode this field is ignored */
  0U.
   /* Transfer Type - interrupts will be used for asynchronous transfers*/
  LPI2C USING INTERRUPTS,
  /* Dma Tx Channel - it will be ignored if DMA is not used */
  0U,
   /* Dma Rx Channel - it will be ignored if DMA is not used */
  0U,
  /* Master Callback - this field will be updated at runtime in case callback is defined */
  NULL_PTR,
   /* Master Callback Parameter - represents the I2c logical channel */
  0U,
   /* State structure used internal by Lpi2c IP */
  &Lpi2c_Ip_MasterState[0]
};
```

#### Driver

#### **3.6.0.2** Slave mode

Slave mode supports the following asynchronous methods:

- Interrupts
- DMA

Slave could be used in listening mode or non-listening mode. When non-listening mode is used, I2c\_StartListening() function should be called before every transfer.

```
3.6.0.2.1 Example of lpi2c slave configuration /* Channel configuration for channel LPI2C 1 - configured
 as slave */
\label{local_local_local_local_local} \ensuremath{ \mbox{Lpi2c\_Ip\_SlaveConfigType I2c\_Lpi2cSlaveChannel1Config\_VS\_0 = } \\ \ensuremath{ \mbox{Lpi2c\_Ip\_SlaveChannel1Config\_VS\_0 = } \\ \ensuremath{ \mbox{Lpi2c\_Ip\_SlaveChannel1Config
          /* Slave Address */
          50U,
          /* Selects 7-bit address */
          /* Slave mode - slave is in listening mode, no need to call I2c StartListening() function */
          true,
          /* Operating Mode */
         LPI2C STANDARD MODE,
          /* Transfer Type */
         LPI2C_USING_INTERRUPTS,
          /* Glitch Filter SDA - glitch filter is deactivated */
         0U,
          /* Glitch Filter SCL -glitch filter is deactivated */
          0U,
          /* Dma Tx Channel - in interrupt mode this field is ignored */
          0U,
          /* Dma Rx Channel - in interrupt mode this field is ignored */
          /* Slave Callback - this field will be updated at runtime in case callback is defined */
          NULL_PTR,
          /* Slave Callback Parameter - represents the I2c logical channel number */
          1U,
          &Lpi2c_Ip_SlaveState[0]
};
```

#### 3.7 Runtime errors

The driver generates the following DEM errors at runtime.

Function	Function Error Code Condition triggering the error	
I2c_SyncTransmit	I2C_E_TIMEOUT_FAILURE	Bus is busy when trying to send the slave address for a
		period of time larger than the configured timeout

### 3.8 Symbolic Names Disclaimer

All containers having symbolicNameValue set to TRUE in the AUTOSAR schema will generate defines like:

For this reason it is forbidden to duplicate the names of such containers across the RTD configurations or to use names that may trigger other compile issues (e.g. match existing #ifdefs arguments).

### **Chapter 4**

# **Tresos Configuration Plug-in**

This chapter describes the Tresos configuration plug-in for the driver. All the parameters are described below.

- Module I2c
  - Container GeneralConfiguration
    - \* Parameter I2cDevErrorDetect
    - \* Parameter I2cDmaTransferErrorDetect
    - \* Parameter I2cDisableDemReportErrorStatus
    - \* Parameter I2cMulticoreSupport
    - \* Parameter I2cDmaUsed
    - \* Parameter I2cEnableUserModeSupport
    - \* Parameter I2cFlexIOUsed
    - \* Parameter I2cTimeoutDuration
    - \* Parameter I2cTimeoutMethod
    - \* Parameter I2cVersionInfoApi
    - \* Parameter I2cCallback
    - \* Parameter I2cErrorCallback
  - Container I2cGlobalConfig
    - \* Reference I2cEcucPartitionRef
    - $* \ Container \ I2cFlexIOModuleConfiguration \\$ 
      - · Reference I2cClockRef
    - \* Container I2cChannel
      - · Parameter I2cChannelId
      - · Parameter I2cHwChannel
      - · Parameter I2cMasterSlaveConfiguration
      - · Parameter I2cOperatingMode
      - · Reference I2cChannelEcucPartitionRef
      - · Container I2cMasterConfiguration
      - · Parameter I2cAsyncMethod
      - · Parameter I2cPrescaler
      - · Parameter I2cGlitchFilterSDA
      - · Parameter I2cGlitchFilterSCL
      - · Parameter I2cPinLowTimeout

- · Parameter I2cBusIdleTimeout
- · Parameter I2cDataValidDelay
- · Parameter I2cSetupHoldDelay
- · Parameter I2cClockHighPeriod
- · Parameter I2cClockLowPeriod
- · Parameter I2cBaudRate
- · Reference I2cClockRef
- · Reference I2cDmaTxChannelRef
- · Reference I2cDmaRxChannelRef
- · Container I2cHighSpeedModeConfiguration
- · Parameter I2cMasterCode
- · Parameter I2cDataValidDelay
- · Parameter I2cSetupHoldDelay
- · Parameter I2cClockHighPeriod
- · Parameter I2cClockLowPeriod
- · Parameter I2cHighSpeedBaudRate
- · Container I2cSlaveConfiguration
- · Parameter I2cSlaveAddress
- · Parameter I2cSlaveIs10BitAddress
- · Parameter Lpi2cSlaveListening
- · Parameter I2cAsyncMethod
- · Parameter I2cSlaveFilterEnable
- Parameter I2cGlitchFilterSDA
- · Parameter I2cGlitchFilterSCL
- · Reference I2cSlaveDmaTxChannelRef
- · Reference I2cSlaveDmaRxChannelRef
- · Container I2cFlexIOConfiguration
- · Parameter I2cAsyncMethod
- · Parameter I2cFlexIOCompareValue
- · Parameter I2cBaudRate
- · Reference I2cDmaTxChannelRef
- · Reference I2cDmaRxChannelRef
- · Reference SclFlexioRef
- · Reference SdaFlexioRef
- \* Container I2cDemEventParameterRefs
  - · Reference I2C\_E\_TIMEOUT\_FAILURE
- Container CommonPublishedInformation
  - \* Parameter ArReleaseMajorVersion
  - \* Parameter ArReleaseMinorVersion
  - \* Parameter ArReleaseRevisionVersion
  - \* Parameter ModuleId
  - \* Parameter SwMajorVersion
  - \* Parameter SwMinorVersion
  - \* Parameter SwPatchVersion
  - \* Parameter VendorApiInfix
  - \* Parameter VendorId

#### Tresos Configuration Plug-in

### 4.1 Module I2c

Configuration of the Inter-integrated circuit (I2c) module.

Included containers:

- GeneralConfiguration
- I2cGlobalConfig
- CommonPublishedInformation

Property	Value
type	ECUC-MODULE-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantSupport	true
supportedConfigVariants	VARIANT-POST-BUILD, VARIANT-PRE-COMPILE

# 4.2 Container GeneralConfiguration

GeneralConfiguration

This container contains the global configuration parameters of the Non-Autosar I2c driver.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.3 Parameter I2cDevErrorDetect

I2cDevErrorDetect

Switches the Development Error Detection and Notification ON or OFF.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	true

### 4.4 Parameter I2cDmaTransferErrorDetect

I2cDmaTransferErrorDetect

Switches the Dma transfer error of the i2c module ON or OFF.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

# ${\bf 4.5}\quad {\bf Parameter~I2cDisableDemReportErrorStatus}$

I2cD is able Dem Report Error Status

#### Tresos Configuration Plug-in

Switches the Diagnostic Error Reporting and Notification OFF.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

### 4.6 Parameter I2cMulticoreSupport

This parameter globally enables the possibility to support multicore.

If I2cMulticoreSupport is disabled, then for all the variants no partition shall be defined.

If I2cMulticoreSupport is enabled, at least one EcucPartition needs to be defined (in all variants).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

### 4.7 Parameter I2cDmaUsed

I2cDmaUsed

Check this in order to be able to use DMA in the I2c driver.

Leaving this unchecked will allow the I2c driver to compile with no dependencies from the Mcl driver.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

# ${\bf 4.8} \quad {\bf Parameter} \,\, {\bf I2cEnableUserModeSupport}$

When this parameter is enabled, the I2C module will adapt to run from User Mode.

Note: I2C module does not include registers protection. So, It is accessible to all registers in any public mode.

I2C is not affected by this field.

For additional details, please refer to chapter '5.6 User Mode Support' in the IM.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

### 4.9 Parameter I2cFlexIOUsed

I2cFlexIOUsed

Check this in order to be able to use FlexIO channels.

Leaving this unchecked will allow the I2c driver to generate code without configuring the FlexIO module.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

### 4.10 Parameter I2cTimeoutDuration

Specifies the maximum number of loops for blocking function until a timeout is raised in short term wait loops Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1000
max	65535
min	1

### 4.11 Parameter I2cTimeoutMethod

Configures the timeout method.

Based on this selection a certain timeout method from OsIf will be used in the driver.

Note: If SystemTimer or CustomTimer are selected make sure the corresponding timer is enabled in OsIf General configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	OSIF_COUNTER_DUMMY
literals	['OSIF_COUNTER_DUMMY', 'OSIF_COUNTER_SYSTEM', 'OSIF_COU← NTER_CUSTOM']

# ${\bf 4.12}\quad {\bf Parameter}\ {\bf I2cVersionInfoApi}$

I2cVersionInfoApi

Switches the I2c\_GetVersionInfo function ON or OFF.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue S	true 82K 1 12C Driver

### 4.13 Parameter I2cCallback

I2c general callback. This function will be called for all i2c events.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	I2c_Callback

### 4.14 Parameter I2cErrorCallback

I2c error callback. This function will be called for i2c error events.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	I2c_ErrorCallback

### 4.15 Container I2cGlobalConfig

This container contains the global configuration parameter of the I2c driver. This container is a MultipleConfigurationContainer i.e. this container and its sub-containers exit once per configuration set.

Included subcontainers:

- I2cFlexIOModuleConfiguration
- I2cChannel
- I2cDemEventParameterRefs

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.16 Reference I2cEcucPartitionRef

Maps the I2C driver to zero or multiple ECUC partitions to make the modules API available in this partition. The I2C driver will operate as an independent instance in each of the partitions.

Tags: atp.Status=draft

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	Infinite
postBuildVariantMultiplicity	true
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
multiplicity ComigClasses	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
${\it requires Symbolic Name Value}$	False
destination	/AUTOSAR/EcucDefs/EcuC/EcucPartitionCollection/EcucPartition

### 4.17 Container I2cFlexIOModuleConfiguration

This container contains the configuration (parameters) of the Master Configuration.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.18 Reference I2cClockRef

Reference to the FlexIO clock source configuration, which is set in the MCU driver configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	False
destination	$/AUTOSAR/EcucDefs/Mcu/McuModuleConfiguration/McuClockSetting {\it Config/McuClockReferencePoint} \\$

#### 4.19 Container I2cChannel

This container contains the configuration (parameters) of the I2c Controller(s).

Note: "User should use unique names for naming the I2c channels across different I2cGlobal Config Sets."

#### Included subcontainers:

- I2cMasterConfiguration
- I2cSlaveConfiguration
- I2cFlexIOConfiguration

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	4
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

### 4.20 Parameter I2cChannelId

Identifies the I2c channel.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1
max	4
min	0

### 4.21 Parameter I2cHwChannel

Selects the physical I2c Channel.

Note: Implementation Specific Parameter.

#### Tresos Configuration Plug-in

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	LPI2C_0
literals	['LPI2C_0', 'LPI2C_1', 'FLEXIO_0_CH_0_1', 'FLEXIO_0_CH_2_3']

# 4.22 Parameter I2cMasterSlaveConfiguration

Selects the master slave configuration.

Select wether the selected channel will be used as Master, Slave or both.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	MASTER_MODE
literals	['MASTER_MODE', 'SLAVE_MODE']

# ${\bf 4.23}\quad {\bf Parameter}\ {\bf I2cOperatingMode}$

Selects the pin configuration.

Configures the pin mode.

000b - LPI2C configured for 2-pin open drain mode (Master and Slave using SDA/SCL).

001b - LPI2C configured for 2-pin output only mode in UFM (NOT SUPPORTED!).

010b - LPI2C configured for 2-pin push-pull mode (Master and Slave using SDA/SCL).

100b - LPI2C configured for 2-pin open drain mode with separate LPI2C slave (Master using SDA/SCL, Slave using SDAS/SCLS).

110b - LPI2C configured for 2-pin push-pull mode with separate LPI2C slave (Master using SDA/SCL, Slave using SDAS/SCLS).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	LPI2C_STANDARD_MODE
literals	['LPI2C_STANDARD_MODE', 'LPI2C_FAST_MODE', 'LPI2C_FASTPL← US_MODE', 'LPI2C_HIGHSPEED_MODE']

### 4.24 Reference I2cChannelEcucPartitionRef

Maps one single I2C channel to zero or one ECUC partitions.

The ECUC partition referenced is a subset of the ECUC partitions

where the I2C driver is mapped to.

Tags: atp.Status=draft

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1

#### Tresos Configuration Plug-in

Property	Value
postBuildVariantMultiplicity	true
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
${\it requires Symbolic Name Value}$	False
destination	/AUTOSAR/EcucDefs/EcuC/EcucPartitionCollection/EcucPartition

# 4.25 Container I2cMasterConfiguration

This container contains the configuration (parameters) of the Master Configuration.

Included subcontainers:

#### $\bullet \quad I2cHighSpeedModeConfiguration\\$

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# 4.26 Parameter I2cAsyncMethod

Configures the asynchronous mechanism used by the 'AsyncTransmit' function (interrupts or DMA).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	LPI2C_USING_INTERRUPTS
literals	['LPI2C_USING_INTERRUPTS', 'LPI2C_USING_DMA']

#### 4.27 Parameter I2cPrescaler

PRESCALE: Configures LPI2C\_MCFGR1[PRESCALE]

Configures the clock prescaler used for all LPI2C master logic, except the digital glitch filters.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
varueComigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	LPI2C_MASTER_PRESC_DIV_1
literals	['LPI2C_MASTER_PRESC_DIV_1', 'LPI2C_MASTER_PRESC_DIV_2',
	'LPI2C_MASTER_PRESC_DIV_4', 'LPI2C_MASTER_PRESC_DIV_8',
	'LPI2C_MASTER_PRESC_DIV_16', 'LPI2C_MASTER_PRESC_DIV_32',
	'LPI2C_MASTER_PRESC_DIV_64', 'LPI2C_MASTER_PRESC_DIV_128']

### 4.28 Parameter I2cGlitchFilterSDA

Glitch Filter SDA: Configures LPI2C\_MCFGR2[FILTSDA]

Configures the I2c master digital glitch filters for SDA input, a configuration of 0 will disable the glitch filter.

Glitches equal to or less than FILTSDA cycles long will be filtered out and ignored. The latency through the glitch filter is equal to FILTSDA cycles and must be configured less than the minimum SCL low or high period.

The glitch filter cycle count is not affected by the PRESCALE configuration and is automatically bypassed in High Speed mode.

Note: Implementation Specific Parameter.

#### Tresos Configuration Plug-in

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0
max	15
min	0

#### 4.29 Parameter I2cGlitchFilterSCL

Glitch Filter SCL: Configures LPI2C\_MCFGR2[FILTSCL]

Configures the I2c master digital glitch filters for SCL input, a configuration of 0 will disable the glitch filter.

Glitches equal to or less than FILTSCL cycles long will be filtered out and ignored. The latency through the glitch filter is equal to FILTSCL cycles and must be configured less than the minimum SCL low or high period.

The glitch filter cycle count is not affected by the PRESCALE configuration and is automatically bypassed in High Speed mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0
max	15
min	0

### 4.30 Parameter I2cPinLowTimeout

Pin Low Timeout: Configures LPI2C\_MCFGR3[PINLOW]

Configures the pin low timeout flag in clock cycles. If SCL and/or SDA is low for longer than (PINLOW \* 256) cycles then PLTF is set. When set to zero, this feature is disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0
max	4095
min	0

#### 4.31 Parameter I2cBusIdleTimeout

Bus Idle Timeout: Configures LPI2C\_MCFGR2[BUSIDLE]

Configures the bus idle timeout period in clock cycles. If both SCL and SDA are higher than BUSIDLE cycles, then the I2C bus is assumed to be idle and the master can generate a START condition. When set to zero, this feature is disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD

S32K1 I2C Driver

#### Tresos Configuration Plug-in

Property	Value
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0
max	4095
min	0

## 4.32 Parameter I2cDataValidDelay

Data Valid Delay: Configures LPI2C\_MCCR0[DATAVD]

Minimum number of cycles (minus one) that is used as the data hold time for SDA. Must be configured less than the minimum SCL low period.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1
max	63
min	1

### 4.33 Parameter I2cSetupHoldDelay

Setup Hold Delay: Configures LPI2C\_MCCR0[SETHOLD]

Minimum number of cycles (minus one) that is used by the master as the setup and hold time for a

(repeated) START condition and setup time for a STOP condition.

The setup time is extended by the time it takes to detect a rising edge on the external SCL pin.

Ignoring any additional board delay due to external loading, this is equal to  $(2 + FILTSCL) / 2^PRESCALE$  cycles.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	2
max	63
min	2

# 4.34 Parameter I2cClockHighPeriod

Clock High Period: Configures LPI2C\_MCCR0[CLKHI]

Minimum number of cycles (minus one) that the SCL clock is driven high by the master.

The SCL high time is extended by the time it takes to detect a rising edge on the external SCL pin.

Ignoring any additional board delay due to external loading, this is equal to  $(2 + \text{FILTSCL}) / 2^{\text{PRESCALE}}$  cycles.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1
max	63
min	1

### 4.35 Parameter I2cClockLowPeriod

Clock Low Period: Configures LPI2C\_MCCR0[CLKLO]

Minimum number of cycles (minus one) that the SCL clock is driven low by the master.

This value is also used for the minimum bus free time between a STOP and a START condition.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	3
max	63
min	3

### 4.36 Parameter I2cBaudRate

 $Calculated as Frequency/(((CLKLO+CLKHI+2)*2^PRESCALER)+ROUNDDOWN((2+FILTSCL)/2^PRESCALER))$ 

The functional clock must be at least 8 times faster than the I2c bus bandwidth.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0.0
max	6000000.0
min	82K1 I2C Driver

# 4.37 Reference I2cClockRef

Reference to the I2c clock source configuration, which is set in the MCU driver configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: POST-BUILD
multiplicity ComigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
varueComigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	False
destination	/AUTOSAR/EcucDefs/Mcu/McuModuleConfiguration/McuClockSetting↔
	Config/McuClockReferencePoint

# 4.38 Reference I2cDmaTxChannelRef

Reference to the DMA TX channel, which is set in the Mcl driver configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
varueComigCiasses	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	False
destination	/AUTOSAR/EcucDefs/Mcl/MclConfig/dmaLogicChannel_Type

## 4.39 Reference I2cDmaRxChannelRef

Reference to the DMA RX channel, which is set in the Mcl driver configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: POST-BUILD
multiplicity ComigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
varueCollingClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	False
destination	$/ AUTOSAR/EcucDefs/Mcl/MclConfig/dmaLogicChannel\_Type$

# ${\bf 4.40}\quad {\bf Container}\; {\bf I2cHighSpeedModeConfiguration}$

This container contains the configuration (parameters) of the Master Clock Configuration Register 1.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.41 Parameter I2cMasterCode

Master code

Master code used in high speed mode. Should be in range 0-7.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0
max	7
min	0

# 4.42 Parameter I2cDataValidDelay

Data Valid Delay: Configures LPI2C\_MCCR1[DATAVD]

Minimum number of cycles (minus one) that is used as the data hold time for SDA. Must be configured less than the minimum SCL low period.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1
max	63
min	1

# 4.43 Parameter I2cSetupHoldDelay

Setup Hold Delay: Configures LPI2C\_MCCR1[SETHOLD]

## Tresos Configuration Plug-in

Minimum number of cycles (minus one) that is used by the master as the setup and hold time for a (repeated) START condition and setup time for a STOP condition.

The setup time is extended by the time it takes to detect a rising edge on the external SCL pin.

Ignoring any additional board delay due to external loading, this is equal to  $(2 + FILTSCL) / 2^PRESCALE$  cycles.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	2
max	63
min	2

# 4.44 Parameter I2cClockHighPeriod

Clock High Period: Configures LPI2C MCCR1[CLKHI]

Minimum number of cycles (minus one) that the SCL clock is driven high by the master.

The SCL high time is extended by the time it takes to detect a rising edge on the external SCL pin.

Ignoring any additional board delay due to external loading, this is equal to  $(2 + \text{FILTSCL}) / 2^{\text{PRESCALE}}$  cycles.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

S32K1 I2C Driver

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1
max	63
min	1

## 4.45 Parameter I2cClockLowPeriod

Clock Low Period: Configures LPI2C\_MCCR1[CLKLO]

Minimum number of cycles (minus one) that the SCL clock is driven low by the master.

This value is also used for the minimum bus free time between a STOP and a START condition.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	3
max	63
min	3

# 4.46 Parameter I2cHighSpeedBaudRate

 $Calculated as Frequency/(((CLKLO+CLKHI+2)*2^PRESCALER)+ROUNDDOWN((2+FILTSCL)/2^PRESCALER))$ 

The functional clock must be at least 8 times faster than the I2c bus bandwith.

Note: Implementation Specific Parameter.

## Tresos Configuration Plug-in

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0.0
max	6000000.0
min	0.0

# 4.47 Container I2cSlaveConfiguration

This container contains the configuration (parameters) of the Slave Channel.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# 4.48 Parameter I2cSlaveAddress

The address of the slave: Configures LPI2C\_SAMR[ADDR0]

Configures the I2c slave address.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF

Property	Value
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0
max	1023
min	0

## 4.49 Parameter I2cSlaveIs10BitAddress

I2cSlaveDisableFilterInDoze configures LPI2C\_SCR[FILTDZ]

Check to disable the filter in Doze mode. Uncheck to have the filters enabled in Doze mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

# ${\bf 4.50 \quad Parameter \ Lpi2cSlaveListening}$

I2cSlaveListening

Check this in order to chose slave mode (always listening or on demand only).

Note: Implementation Specific Parameter.

## Tresos Configuration Plug-in

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

# 4.51 Parameter I2cAsyncMethod

Configures the asynchronous mechanism used by the 'AsyncTransmit' function (interrupts or DMA).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	LPI2C_USING_INTERRUPTS
literals	['LPI2C_USING_INTERRUPTS', 'LPI2C_USING_DMA']

## 4.52 Parameter I2cSlaveFilterEnable

 ${\it I2cSlaveFilterEnable\ configures\ LPI2C\_SCR[FILTEN]}$ 

Check to enable the digital filter and output delay counter for slave mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	true

## 4.53 Parameter I2cGlitchFilterSDA

Glitch Filter SDA: Configures LPI2C\_MCFGR2[FILTSDA]

Configures the I2c master digital glitch filters for SDA input, a configuration of 0 will disable the glitch filter.

Glitches equal to or less than FILTSDA cycles long will be filtered out and ignored. The latency through the glitch filter is equal to FILTSDA cycles and must be configured less than the minimum SCL low or high period.

The glitch filter cycle count is not affected by the PRESCALE configuration and is automatically bypassed in High Speed mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0
max	15
min	0

## 4.54 Parameter I2cGlitchFilterSCL

Glitch Filter SCL: Configures LPI2C\_MCFGR2[FILTSCL]

Configures the I2c master digital glitch filters for SCL input, a configuration of 0 will disable the glitch filter.

Glitches equal to or less than FILTSCL cycles long will be filtered out and ignored. The latency through the glitch filter is equal to FILTSCL cycles and must be configured less than the minimum SCL low or high period.

The glitch filter cycle count is not affected by the PRESCALE configuration and is automatically bypassed in High Speed mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0
max	15
min	0

## 4.55 Reference I2cSlaveDmaTxChannelRef

Reference to the DMA TX channel, which is set in the Mcl driver configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD

Property	Value
	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	False
destination	$/TS\_T40D2M10I1R0/Mcl/MclConfig/dmaLogicChannel\_Type$

# 4.56 Reference I2cSlaveDmaRxChannelRef

Reference to the DMA RX channel, which is set in the Mcl driver configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
requires Symbolic Name Value	False
destination	$/TS\_T40D2M10I1R0/Mcl/MclConfig/dmaLogicChannel\_Type$

# 4.57 Container I2cFlexIOConfiguration

This container contains the configuration (parameters) of the Master Configuration.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# 4.58 Parameter I2cAsyncMethod

Configures the asynchronous mechanism used by the 'AsyncTransmit' function (interrupts or DMA).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
varueConngClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	FLEXIO_I2C_USING_INTERRUPTS
literals	['FLEXIO_I2C_USING_INTERRUPTS', 'FLEXIO_I2C_USING_DMA']

# 4.59 Parameter I2cFlexIOCompareValue

This configures FLEXIO\_TIMCMPa[CMP[7:0]]

This is used to calculate the Baud rate of the I2c. The baud rate divider is equal to (CMP[7:0] + 1) \* 2.

The divider will be (input\_clock + desired\_baud\_rate) div (2\* desired\_baud\_rate) - 2. The extra -1 is from the timer reset setting used for clock stretching. Round to nearest integer.

This must be manually inserted, and the baud rate will be calculated based on it.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	8
max S	32K1 I2C Driver
min	0

# 4.60 Parameter I2cBaudRate

The FlexIO baud rate is calculated as:

'I2cFlexIOModuleConfiguration/I2cClockRef' / (2 \* (I2cFlexIOCompareValue + 9))

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
varueComigCiasses	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0.0
max	6000000.0
min	0.0

# 4.61 Reference I2cDmaTxChannelRef

Reference to the DMA TX channel, which is set in the Mcl driver configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	False
destination	$/TS\_T40D2M10I1R0/Mcl/MclConfig/dmaLogicChannel\_Type$

# 4.62 Reference I2cDmaRxChannelRef

Reference to the FLEXIO logic channel, which is set in the Mcl driver configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	true
relucConfaCleages	VARIANT-POST-BUILD: POST-BUILD
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
requires Symbolic Name Value	False
destination	/TS_T40D2M10I1R0/Mcl/MclConfig/dmaLogicChannel_Type

# 4.63 Reference SclFlexioRef

Reference to the FLEXIO logic channel, which is set in the Mcl driver configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
varueComigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
requiresSymbolicNameValue	False
destination	$/TS\_T40D2M10I1R0/Mcl/MclConfig/FlexioCommon/FlexioMclLogicChannels$

# 4.64 Reference SdaFlexioRef

Reference to the DMA RX channel, which is set in the Mcl driver configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
varueComigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	False
destination	$/TS\_T40D2M10I1R0/Mcl/MclConfig/FlexioCommon/FlexioMclLogicChannels$

## 4.65 Container I2cDemEventParameterRefs

Container for the references to DemEventParameter elements which shall be invoked using the API Dem\_ReportErrorStatus API in case the corresponding error occurs. The EventId is taken from the referenced DemEventParameter's DemEventId value. The standardized errors are provided in the container and can be extended by vendor specific error references.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
multiplicity ComigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE

# 4.66 Reference I2C\_E\_TIMEOUT\_FAILURE

Reference to the DemEventParameter which shall be issued when the error "Timeout caused by hardware error" has occured.

Property	Value
type	ECUC-REFERENCE-DEF

S32K1 I2C Driver

## Tresos Configuration Plug-in

Property	Value
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
varueComigCiasses	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	true
destination	/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter

# 4.67 Container CommonPublishedInformation

Common container, aggregated by all modules.

It contains published information about vendor and versions.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# 4.68 Parameter ArReleaseMajorVersion

Major version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	4
max	4
min	4

# 4.69 Parameter ArReleaseMinorVersion

Minor version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	4
max	4
min	4

# 4.70 Parameter ArReleaseRevisionVersion

Revision version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A

## Tresos Configuration Plug-in

Property	Value
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	0
max	0
min	0

# 4.71 Parameter ModuleId

Module ID of this module from Module List.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	255
max	255
min	255

# 4.72 Parameter SwMajorVersion

Major version number of the vendor specific implementation of the module. The numbering is vendor specific.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	1
max	1
min	1

## 4.73 Parameter SwMinorVersion

Minor version number of the vendor specific implementation of the module. The numbering is vendor specific.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	0
max	0
min	0

## 4.74 Parameter SwPatchVersion

Patch level version number of the vendor specific implementation of the module. The numbering is vendor specific.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP

## Tresos Configuration Plug-in

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	1
max	1
min	1

# 4.75 Parameter VendorApiInfix

In driver modules which can be instantiated several times on a single ECU, BSW00347 requires that the name of APIs is extended by the VendorId and a vendor specific name.

This parameter is used to specify the vendor specific name. In total, the Implementation specific name is generated as follows:

E.g. assuming that the VendorId of the implementor is 123 and the implementer chose a VendorApiInfix of "v11r456" a api name

Can\_Write defined in the SWS will translate to Can\_123\_v11r456Write.

This parameter is mandatory for all modules with upper multiplicity >

1. It shall not be used for modules with upper multiplicity =1.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	

# 4.76 Parameter VendorId

Vendor ID of the dedicated implementation of this module according to the AUTOSAR vendor list.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	43
max	43
min	43

# **Chapter 5**

# **Module Index**

# 5.1 Software Specification

Here is a list of all modules:

Lpi2c Driver	55
Flexio_I2c Driver	88
2c Driver	104
2c Driver Configurations	125
Flexio_I2c Driver Configurations	135
Lpi2c Driver Configurations	137

# **Chapter 6**

## **Module Documentation**

## 6.1 Lpi2c Driver

## 6.1.1 Detailed Description

#### 6.1.1.1 General information

The I2C module provides a simple and efficient method of data exchange between a chip and other devices, such as microcontrollers, EEPROM, real-time clock devices, analog-to-digital converters and LCDs.

The advantages of the I2C bus is that it minimizes interconnections between devices, allows the connection of additional devices to the bus, includes collision detection and arbitration that prevent data corruption and it doesn't require an external address decoder.

#### **6.1.1.2** Features

- Interrupt based
- Master or slave operation
- Provides blocking and non-blocking transmit and receive functions
- 7-bit or 10-bit addressing
- Configurable baud rate
- Provides support for all operating modes supported by the hardware
  - Standard-mode (Sm): bidirectional data transfers up to 100 kbit/s
  - Fast-mode (Fm): bidirectional data transfers up to 400 kbit/s

#### **Module Documentation**

**6.1.1.2.1** Master Mode Master Mode provides functions for transmitting or receiving data to/from any I2C slave. Slave address and baud rate are provided at initialization time through the master configuration structure, but they can be changed at runtime by using LPI2C Ip MasterSetBaudRate() or LPI2C Ip MasterSetSlaveAddr().

To send or receive data to/from the currently configured slave address, use functions Lpi2c\_Ip\_MasterSendData() or Lpi2c\_Ip\_MasterReceiveData() (or their blocking counterparts). Parameter sendStop can be used to chain multiple transfers with repeated START condition between them, for example when sending a command and then immediately receiving a response. The application should ensure that any send or receive transfer with sendStop set to false is followed by another transfer, otherwise the LPI2C master will hold the SCL line low indefinitely and block the I2C bus. The last transfer from a chain should always have sendStop set to true.

Blocking operations will return only when the transfer is completed, either successfully or with error. Non-blocking operations will initiate the transfer and return STATUS\_SUCCESS, but the module is still busy with the transfer and another transfer can't be initiated until the current transfer is complete. The application can check the status of the current transfer by calling Lpi2c\_Ip\_MasterGetTransferStatus(). If the transfer is completed, the functions will return either STATUS\_SUCCESS or an error code, depending on the outcome of the last transfer.

**6.1.1.2.2** Slave Mode Slave Mode provides functions for transmitting or receiving data to/from any I2C master. The slave is always in listening mode. To check the status Lpi2c\_Ip\_SlaveGetTransferStatus should be called.

#### **Data Structures**

- struct Lpi2c\_Ip\_BaudRateType
  - Baud rate structure. More...
- struct Lpi2c\_Ip\_MasterStateType

Master internal context structure. More...

- struct Lpi2c\_Ip\_MasterConfigType
  - Master configuration structure. More...
- struct Lpi2c\_Ip\_SlaveStateType
  - Slave internal context structure. More...
- struct Lpi2c\_Ip\_SlaveConfigType

Slave configuration structure. More...

#### Macros

- #define LPI2C IP MASTER DATA MATCH INT
- #define LPI2C IP MASTER PIN LOW TIMEOUT INT
- #define LPI2C\_IP\_MASTER\_FIFO\_ERROR\_INT
- #define LPI2C IP MASTER ARBITRATION LOST INT
- #define LPI2C\_IP\_MASTER\_NACK\_DETECT\_INT
- #define LPI2C\_IP\_MASTER\_STOP\_DETECT INT
- #define LPI2C IP MASTER END PACKET INT
- #define LPI2C\_IP\_MASTER\_RECEIVE\_DATA\_INT
- #define LPI2C IP MASTER TRANSMIT DATA INT
- #define LPI2C IP SLAVE SMBUS ALERT RESPONSE INT
- #define LPI2C\_IP\_SLAVE\_GENERAL\_CALL\_INT
- #define LPI2C IP SLAVE ADDRESS MATCH 1 INT

- #define LPI2C\_IP\_SLAVE\_ADDRESS\_MATCH\_0\_INT
- #define LPI2C IP SLAVE FIFO ERROR INT
- #define LPI2C\_IP\_SLAVE\_BIT\_ERROR\_INT
- #define LPI2C IP SLAVE STOP DETECT INT
- #define LPI2C\_IP\_SLAVE\_REPEATED\_START\_INT
- #define LPI2C\_IP\_SLAVE\_TRANSMIT\_ACK\_INT
- #define LPI2C\_IP\_SLAVE\_ADDRESS\_VALID\_INT
- #define LPI2C\_IP\_SLAVE\_RECEIVE\_DATA\_INT
- #define LPI2C\_IP\_SLAVE\_TRANSMIT\_DATA\_INT

### **Enum Reference**

• enum Lpi2c\_Ip\_SlaveEventType

Define the enum of the events which can trigger I2C slave callback.

• enum Lpi2c\_Ip\_MasterEventType

Define the enum of the events which can trigger I2C master callback.

• enum Lpi2c\_Ip\_PinConfigType

Pin Configuration selection.

• enum Lpi2c Ip NackConfigType

Master NACK reaction configuration.

• enum Lpi2c\_Ip\_SlaveAddressConfigType

Slave address configuration.

• enum Lpi2c Ip SlaveNackConfigType

Slave NACK reaction configuration.

• enum Lpi2c Ip SlaveNackTransmitType

Slave ACK transmission options.

• enum Lpi2c\_Ip\_ModeType

I2C operating modes.

• enum Lpi2c\_Ip\_AsyncTransferType

Type of LPI2C transfer (based on interrupts or DMA).

• enum Lpi2c\_Ip\_StatusType

Type of LPI2C transfer (based on interrupts or DMA).

• enum Lpi2c\_Ip\_MasterPrescalerType

Defines the example structure.

• enum Lpi2c\_Ip\_DirectionType

#### LPI2C Driver

- Lpi2c\_Ip\_SlaveStateType Lpi2c\_Ip\_SlaveState [1U]
- Lpi2c\_Ip\_StatusType Lpi2c\_Ip\_MasterInit (uint8 Instance, const Lpi2c\_Ip\_MasterConfigType \*ConfigPtr)

  Initialize the LPI2C master mode driver.
- Lpi2c\_Ip\_StatusType Lpi2c\_Ip\_MasterDeinit (uint8 Instance)

De-initialize the LPI2C master mode driver.

• void Lpi2c Ip MasterGetBaudRate (uint8 Instance, uint32 InputClock, uint32 \*BaudRate)

Get the currently configured baud rate.

#### S32K1 I2C Driver

#### **Module Documentation**

• Lpi2c\_Ip\_StatusType Lpi2c\_Ip\_MasterSetBaudRate (uint8 Instance, Lpi2c\_Ip\_ModeType OperatingMode, uint32 Baudrate, uint32 InputClock)

Set the baud rate for any subsequent I2C communication.

- void Lpi2c\_Ip\_MasterSetSlaveAddr (uint8 Instance, const uint16 Address, const boolean Is10bitAddr)

  Set the slave address for any subsequent I2C communication.
- Lpi2c\_Ip\_StatusType Lpi2c\_Ip\_MasterSendData (uint8 Instance, uint8 \*TxBuff, uint32 TxSize, boolean SendStop)

Perform a non-blocking send transaction on the I2C bus.

• Lpi2c\_Ip\_StatusType Lpi2c\_Ip\_MasterSendDataBlocking (uint8 Instance, uint8 \*TxBuff, uint32 TxSize, boolean SendStop, uint32 Timeout)

Perform a blocking send transaction on the I2C bus.

- Lpi2c\_Ip\_StatusType Lpi2c\_Ip\_MasterReceiveData (uint8 Instance, uint8 \*RxBuff, uint32 RxSize, boolean SendStop)

Perform a non-blocking receive transaction on the I2C bus.

• Lpi2c\_Ip\_StatusType Lpi2c\_Ip\_MasterReceiveDataBlocking (uint8 Instance, uint8 \*RxBuff, uint32 RxSize, boolean SendStop, uint32 Timeout)

Perform a blocking receive transaction on the I2C bus.

• Lpi2c\_Ip\_StatusType Lpi2c\_Ip\_MasterGetTransferStatus (uint8 Instance, uint32 \*BytesRemaining)

Return the current status of the I2C master transfer.

• void Lpi2c\_Ip\_MasterIRQHandler (uint8 Instance)

Handle master operation when I2C interrupt occurs.

- Lpi2c\_Ip\_StatusType Lpi2c\_Ip\_SlaveInit (uint8 Instance, const Lpi2c\_Ip\_SlaveConfigType \*ConfigPtr)

  Initialize the I2C slave mode driver.
- Lpi2c Ip StatusType Lpi2c Ip SlaveDeinit (uint8 Instance)

De-initialize the I2C slave mode driver.

• Lpi2c\_Ip\_StatusType Lpi2c\_Ip\_SlaveSetBuffer (uint8 Instance, uint8 \*DataBuff, uint32 DataSize)

Provide a buffer for transmitting data.

• Lpi2c\_Ip\_StatusType Lpi2c\_Ip\_SlaveGetTransferStatus (uint8 Instance, uint32 \*BytesRemaining)

Return the current status of the I2C slave transfer.

• void Lpi2c\_Ip\_SlaveIRQHandler (uint8 Instance)

 $Handle\ slave\ operation\ when\ I2C\ interrupt\ occurs.$ 

• void Lpi2c\_Ip\_ModuleIRQHandler (uint8 Instance)

Handler for both slave and master operation when I2C interrupt occurs.

- void Lpi2c\_Ip\_SetMasterCallback (uint8 Instance, Lpi2c\_Ip\_MasterCallbackType MasterCallback)
   Sets the master callback.
- void Lpi2c\_Ip\_SetSlaveCallback (uint8 Instance, Lpi2c\_Ip\_SlaveCallbackType SlaveCallback)

  Sets the slave callback.
- void Lpi2c\_Ip\_StartListening (uint8 Instance)

Start listening.

• void Lpi2c\_Ip\_SetMasterHighSpeedMode (uint8 Instance, boolean HighSpeedEnabled)

Set high speed mode for master.

• #define I2C\_START\_SEC\_VAR\_CLEARED\_UNSPECIFIED

Master state array sructure.

- #define I2C\_STOP\_SEC\_VAR\_CLEARED\_UNSPECIFIED
- #define I2C\_START\_SEC\_CODE
- #define I2C\_STOP\_SEC\_CODE

## Configuration

- void Lpi2c\_Ip\_Init (LPI2C\_Type \*BaseAddr)

  Initializes the LPI2C module to a known state.
- #define I2C\_STOP\_SEC\_CODE

### 6.1.2 Data Structure Documentation

## 6.1.2.1 struct Lpi2c\_Ip\_BaudRateType

Baud rate structure.

This structure is used for setting or getting the baud rate.

Definition at line 172 of file Lpi2c\_Ip\_Types.h.

## 6.1.2.2 struct Lpi2c\_Ip\_MasterStateType

Master internal context structure.

This structure is used by the master-mode driver for its internal logic. It must be provided by the application through the LPI2C\_DRV\_MasterInit() function, then it cannot be freed until the driver is de-initialized using LPI2C\_DRV\_MasterDeinit(). The application should make no assumptions about the content of this structure.

Definition at line 226 of file Lpi2c\_Ip\_Types.h.

### 6.1.2.3 struct Lpi2c\_Ip\_MasterConfigType

Master configuration structure.

This structure is used to provide configuration parameters for the LPI2C master at initialization time.

Definition at line 258 of file Lpi2c\_Ip\_Types.h.

#### **Data Fields**

- uint16 SlaveAddress
- boolean Is10bitAddr
- Lpi2c\_Ip\_ModeType OperatingMode
- const Lpi2c\_Ip\_BaudRateType \* BaudrateParams
- uint32 PinLowTimeout
- uint32 BusIdleTimeout
- uint32 GlitchFilterSDA
- uint32 GlitchFilterSCL
- uint8 MasterCode
- Lpi2c\_Ip\_AsyncTransferType TransferType
- uint32 DmaTxChannel
- uint32 DmaRxChannel
- Lpi2c\_Ip\_MasterCallbackType MasterCallback
- uint8 CallbackParam
- Lpi2c Ip MasterStateType \* MasterState

NXP Semiconductors 59

#### S32K1 I2C Driver

#### **Module Documentation**

#### 6.1.2.3.1 Field Documentation

#### 6.1.2.3.1.1 SlaveAddress uint16 SlaveAddress

Slave address, 7-bit or 10-bit

Definition at line 260 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.3.1.2 Is10bitAddr boolean Is10bitAddr

Selects 7-bit or 10-bit slave address

Definition at line 261 of file Lpi2c\_Ip\_Types.h.

### $6.1.2.3.1.3 \quad Operating Mode \\ \textit{Lpi2c\_Ip\_ModeType OperatingMode}$

I2C Operating mode

Definition at line 262 of file Lpi2c\_Ip\_Types.h.

## 6.1.2.3.1.4 BaudrateParams const Lpi2c\_Ip\_BaudRateType\* BaudrateParams

Baud rate in Hz

Definition at line 263 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.3.1.5 PinLowTimeout uint32 PinLowTimeout

Pin Low Timeout

Definition at line 264 of file Lpi2c\_Ip\_Types.h.

## 6.1.2.3.1.6 BusIdleTimeout uint32 BusIdleTimeout

Bus Idle Timeout

Definition at line 265 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.3.1.7 GlitchFilterSDA uint32 GlitchFilterSDA

SDA glitch filter

Definition at line 266 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.3.1.8 GlitchFilterSCL uint32 GlitchFilterSCL

SCL glitch filter

Definition at line 267 of file Lpi2c\_Ip\_Types.h.

## 6.1.2.3.1.9 MasterCode uint8 MasterCode

Master code for High-speed mode. Valid range: 0-7. Unused in other operating modes

Definition at line 268 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.3.1.10 TransferType Lpi2c\_Ip\_AsyncTransferType TransferType

Type of LPI2C transfer

Definition at line 269 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.3.1.11 DmaTxChannel uint32 DmaTxChannel

Channel number for DMA Tx channel. If DMA mode isn't used this field will be ignored.

Definition at line 270 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.3.1.12 DmaRxChannel uint32 DmaRxChannel

Channel number for DMA Rx channel. If DMA mode isn't used this field will be ignored.

Definition at line 271 of file Lpi2c\_Ip\_Types.h.

NXP Semiconductors 61

#### S32K1 I2C Driver

#### **Module Documentation**

#### 6.1.2.3.1.13 MasterCallback Lpi2c\_Ip\_MasterCallbackType MasterCallback

Master callback function. Note that this function will be called from the interrupt service routine at the end of a transfer, so its execution time should be as small as possible. It can be NULL if you want to check manually the status of the transfer.

Definition at line 272 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.3.1.14 CallbackParam uint8 CallbackParam

Parameter for the master callback function

Definition at line 276 of file Lpi2c Ip Types.h.

#### 6.1.2.3.1.15 MasterState Lpi2c\_Ip\_MasterStateType\* MasterState

Pointer to master state

Definition at line 278 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.4 struct Lpi2c Ip SlaveStateType

Slave internal context structure.

This structure is used by the slave-mode driver for its internal logic. It must be provided by the application through the LPI2C\_DRV\_SlaveInit() function, then it cannot be freed until the driver is de-initialized using LPI2C\_DR  $\leftarrow$  V\_SlaveDeinit(). The application should make no assumptions about the content of this structure.

Definition at line 289 of file Lpi2c\_Ip\_Types.h.

### 6.1.2.5 struct Lpi2c\_Ip\_SlaveConfigType

Slave configuration structure.

This structure is used to provide configuration parameters for the LPI2C slave at initialization time.

Definition at line 317 of file Lpi2c Ip Types.h.

#### **Data Fields**

- uint16 SlaveAddress
- boolean Is10bitAddr
- boolean SlaveListening
- Lpi2c\_Ip\_ModeType OperatingMode
- Lpi2c\_Ip\_AsyncTransferType TransferType
- uint32 GlitchFilterSDA
- uint32 GlitchFilterSCL
- uint32 DmaTxChannel
- uint32 DmaRxChannel
- Lpi2c\_Ip\_SlaveCallbackType SlaveCallback
- uint8 CallbackParam
- $Lpi2c\_Ip\_SlaveStateType * SlaveState$

### 6.1.2.5.1 Field Documentation

#### 6.1.2.5.1.1 SlaveAddress uint16 SlaveAddress

Slave address, 7-bit or 10-bit

Definition at line 319 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.5.1.2 Is 10 bit Addr boolean Is 10 bit Addr

Selects 7-bit or 10-bit slave address

Definition at line 320 of file Lpi2c\_Ip\_Types.h.

## 6.1.2.5.1.3 SlaveListening boolean SlaveListening

Specifies if slave is in listening mode

Definition at line 321 of file Lpi2c\_Ip\_Types.h.

## 6.1.2.5.1.4 OperatingMode Lpi2c\_Ip\_ModeType OperatingMode

I2C Operating mode

Definition at line 322 of file Lpi2c\_Ip\_Types.h.

NXP Semiconductors 63

## S32K1 I2C Driver

#### **Module Documentation**

#### 6.1.2.5.1.5 TransferType Lpi2c\_Ip\_AsyncTransferType TransferType

Type of LPI2C transfer

Definition at line 323 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.5.1.6 GlitchFilterSDA uint32 GlitchFilterSDA

SDA glitch filter

Definition at line 324 of file Lpi2c Ip Types.h.

## 6.1.2.5.1.7 GlitchFilterSCL uint32 GlitchFilterSCL

SCL glitch filter

Definition at line 325 of file Lpi2c\_Ip\_Types.h.

## 6.1.2.5.1.8 DmaTxChannel uint32 DmaTxChannel

Channel number for DMA tx channel. If DMA mode isn't used this field will be ignored.

Definition at line 326 of file Lpi2c\_Ip\_Types.h.

## 6.1.2.5.1.9 DmaRxChannel uint32 DmaRxChannel

Channel number for DMA rx channel. If DMA mode isn't used this field will be ignored.

Definition at line 327 of file Lpi2c Ip Types.h.

## $6.1.2.5.1.10 \quad Slave Callback \quad \texttt{Lpi2c\_Ip\_SlaveCallbackType SlaveCallback}$

Slave callback function. Note that this function will be called from the interrupt service routine, so its execution time should be as small as possible. It can be NULL if the slave is not in listening mode (slaveListening = false)

Definition at line 328 of file Lpi2c\_Ip\_Types.h.

### 6.1.2.5.1.11 CallbackParam uint8 CallbackParam

Parameter for the slave callback function

Definition at line 333 of file Lpi2c\_Ip\_Types.h.

#### 6.1.2.5.1.12 SlaveState Lpi2c\_Ip\_SlaveStateType\* SlaveState

Pointer slave state

Definition at line 334 of file Lpi2c\_Ip\_Types.h.

## 6.1.3 Macro Definition Documentation

## 6.1.3.1 I2C\_START\_SEC\_VAR\_CLEARED\_UNSPECIFIED

#define I2C\_START\_SEC\_VAR\_CLEARED\_UNSPECIFIED

Master state array sructure.

Array with the master state structures for each instance used.

Slave state array structure

Array with the slave state structures for each instance used.

Definition at line 168 of file Lpi2c\_Ip.h.

## 6.1.3.2 I2C\_START\_SEC\_CODE

#define I2C\_START\_SEC\_CODE

Note

put all I2C code into defined section

Definition at line 182 of file Lpi2c\_Ip.h.

NXP Semiconductors 65

#### S32K1 I2C Driver

### Module Documentation

## $6.1.3.3 \quad LPI2C\_IP\_MASTER\_DATA\_MATCH\_INT$

#define LPI2C\_IP\_MASTER\_DATA\_MATCH\_INT

LPI2C master interrupts Data Match Interrupt

Definition at line 85 of file Lpi2c\_Ip\_HwAccess.h.

### 6.1.3.4 LPI2C\_IP\_MASTER\_PIN\_LOW\_TIMEOUT\_INT

#define LPI2C\_IP\_MASTER\_PIN\_LOW\_TIMEOUT\_INT

Pin Low Timeout Interrupt

Definition at line 86 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.3.5 LPI2C\_IP\_MASTER\_FIFO\_ERROR\_INT

#define LPI2C\_IP\_MASTER\_FIFO\_ERROR\_INT

FIFO Error Interrupt

Definition at line 87 of file Lpi2c\_Ip\_HwAccess.h.

### 6.1.3.6 LPI2C\_IP\_MASTER\_ARBITRATION\_LOST\_INT

#define LPI2C\_IP\_MASTER\_ARBITRATION\_LOST\_INT

Arbitration Lost Interrupt

Definition at line 88 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.3.7 LPI2C\_IP\_MASTER\_NACK\_DETECT\_INT

#define LPI2C\_IP\_MASTER\_NACK\_DETECT\_INT

NACK Detect Interrupt

Definition at line 89 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.3.8 LPI2C\_IP\_MASTER\_STOP\_DETECT\_INT

#define LPI2C\_IP\_MASTER\_STOP\_DETECT\_INT

STOP Detect Interrupt

Definition at line 90 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.3.9 LPI2C\_IP\_MASTER\_END\_PACKET\_INT

#define LPI2C\_IP\_MASTER\_END\_PACKET\_INT

End Packet Interrupt

Definition at line 91 of file Lpi2c\_Ip\_HwAccess.h.

## $6.1.3.10 \quad LPI2C\_IP\_MASTER\_RECEIVE\_DATA\_INT$

#define LPI2C\_IP\_MASTER\_RECEIVE\_DATA\_INT

Receive Data Interrupt

Definition at line 92 of file Lpi2c\_Ip\_HwAccess.h.

NXP Semiconductors 67

#### S32K1 I2C Driver

### Module Documentation

### 6.1.3.11 LPI2C\_IP\_MASTER\_TRANSMIT\_DATA\_INT

#define LPI2C\_IP\_MASTER\_TRANSMIT\_DATA\_INT

Transmit Data Interrupt

Definition at line 93 of file Lpi2c\_Ip\_HwAccess.h.

### 6.1.3.12 LPI2C\_IP\_SLAVE\_SMBUS\_ALERT\_RESPONSE\_INT

#define LPI2C\_IP\_SLAVE\_SMBUS\_ALERT\_RESPONSE\_INT

LPI2C slave interrupts SMBus Alert Response Interrupt

Definition at line 98 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.3.13 LPI2C\_IP\_SLAVE\_GENERAL\_CALL\_INT

#define LPI2C\_IP\_SLAVE\_GENERAL\_CALL\_INT

General Call Interrupt

Definition at line 99 of file Lpi2c\_Ip\_HwAccess.h.

### 6.1.3.14 LPI2C\_IP\_SLAVE\_ADDRESS\_MATCH\_1\_INT

#define LPI2C\_IP\_SLAVE\_ADDRESS\_MATCH\_1\_INT

Address Match 1 Interrupt

Definition at line 100 of file Lpi2c\_Ip\_HwAccess.h.

## $6.1.3.15 \quad LPI2C\_IP\_SLAVE\_ADDRESS\_MATCH\_0\_INT$

#define LPI2C\_IP\_SLAVE\_ADDRESS\_MATCH\_0\_INT

Address Match 0 Interrupt

Definition at line 101 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.3.16 LPI2C\_IP\_SLAVE\_FIFO\_ERROR\_INT

#define LPI2C\_IP\_SLAVE\_FIFO\_ERROR\_INT

FIFO Error Interrupt

Definition at line 102 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.3.17 LPI2C\_IP\_SLAVE\_BIT\_ERROR\_INT

#define LPI2C\_IP\_SLAVE\_BIT\_ERROR\_INT

Bit Error Interrupt

Definition at line 103 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.3.18 LPI2C\_IP\_SLAVE\_STOP\_DETECT\_INT

#define LPI2C\_IP\_SLAVE\_STOP\_DETECT\_INT

STOP Detect Interrupt

Definition at line 104 of file Lpi2c\_Ip\_HwAccess.h.

NXP Semiconductors 69

S32K1 I2C Driver

## $6.1.3.19 \quad LPI2C\_IP\_SLAVE\_REPEATED\_START\_INT$

#define LPI2C\_IP\_SLAVE\_REPEATED\_START\_INT

Repeated Start Interrupt

Definition at line 105 of file Lpi2c\_Ip\_HwAccess.h.

## $6.1.3.20 \quad LPI2C\_IP\_SLAVE\_TRANSMIT\_ACK\_INT$

#define LPI2C\_IP\_SLAVE\_TRANSMIT\_ACK\_INT

Transmit ACK Interrupt

Definition at line 106 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.3.21 LPI2C\_IP\_SLAVE\_ADDRESS\_VALID\_INT

#define LPI2C\_IP\_SLAVE\_ADDRESS\_VALID\_INT

Address Valid Interrupt

Definition at line 107 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.3.22 LPI2C\_IP\_SLAVE\_RECEIVE\_DATA\_INT

#define LPI2C\_IP\_SLAVE\_RECEIVE\_DATA\_INT

Receive Data Interrupt

Definition at line 108 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.3.23 LPI2C\_IP\_SLAVE\_TRANSMIT\_DATA\_INT

#define LPI2C\_IP\_SLAVE\_TRANSMIT\_DATA\_INT

Transmit Data Interrupt

Definition at line 109 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.4 Enum Reference

## 6.1.4.1 Lpi2c\_Ip\_SlaveEventType

enum Lpi2c\_Ip\_SlaveEventType

Define the enum of the events which can trigger I2C slave callback.

This enum should include the events for all platforms implements Lpi2c\_Ip\_SlaveEventType\_enum

Definition at line 80 of file Lpi2c\_Ip\_Callbacks.h.

## 6.1.4.2 Lpi2c\_Ip\_MasterEventType

enum Lpi2c\_Ip\_MasterEventType

Define the enum of the events which can trigger I2C master callback.

This enum should include the events for all platforms implements Lpi2c\_Ip\_MasterEventType\_enum

Definition at line 99 of file Lpi2c\_Ip\_Callbacks.h.

## 6.1.4.3 Lpi2c\_Ip\_PinConfigType

enum Lpi2c\_Ip\_PinConfigType

Pin Configuration selection.

#### Enumerator

LPI2C CFG 2PIN OPEN DRAIN	2-pin open drain mode
LPI2C_CFG_2PIN_OUTPUT_ONLY	2-pin output only mode (ultra-fast mode)
LPI2C_CFG_2PIN_PUSH_PULL	2-pin push-pull mode
LPI2C_CFG_4PIN_PUSH_PULL	4-pin push-pull mode
LPI2C_CFG_2PIN_OPEN_DRAIN_SL <b>\$32K</b>	1 440 Driverain mode with separate LPI2C slave
NXIP Brownico Folia Coppen_OUTPUT_ONLY_SLAVE	2-pin output only mode (ultra-fast mode) with separate 71
	LPI2C slave

Definition at line 115 of file Lpi2c\_Ip\_HwAccess.h.

## $6.1.4.4 \quad Lpi2c\_Ip\_NackConfigType$

enum Lpi2c\_Ip\_NackConfigType

Master NACK reaction configuration.

### Enumerator

LPI2C_NACK_RECEIVE	Receive ACK and NACK normally
LPI2C_NACK_IGNORE	Treat a received NACK as if it was an ACK

Definition at line 129 of file Lpi2c\_Ip\_HwAccess.h.

# $6.1.4.5 \quad Lpi2c\_Ip\_SlaveAddressConfigType$

enum Lpi2c\_Ip\_SlaveAddressConfigType

Slave address configuration.

### Enumerator

LPI2C_SLAVE_ADDR_MATCH_0_7BIT	Address match 0 (7-bit)
LPI2C_SLAVE_ADDR_MATCH_0_10BIT	Address match 0 (10-bit)
$\begin{array}{c} \text{LPI2C\_SLAVE\_ADDR\_MATCH\_0\_7BIT\_OR\_} \\ \text{1\_7BIT} \end{array}$	Address match 0 (7-bit) or Address match 1 (7-bit)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Address match 0 (10-bit) or Address match 1 (10-bit)
$\begin{array}{c} \text{LPI2C\_SLAVE\_ADDR\_MATCH\_0\_7BIT\_OR\_} \\ \text{1\_10BIT} \end{array}$	Address match 0 (7-bit) or Address match 1 (10-bit)
LPI2C_SLAVE_ADDR_MATCH_0_10BIT_OR↔ _1_7BIT	Address match 0 (10-bit) or Address match 1 (7-bit)
LPI2C_SLAVE_ADDR_MATCH_RANGE_7BIT	From Address match 0 (7-bit) to Address match 1 (7-bit)
LPI2C_SLAVE_ADDR_MATCH_RANGE_10BIT	From Address match 0 (10-bit) to Address match 1 (10-bit)

Definition at line 137 of file Lpi2c\_Ip\_HwAccess.h.

## ${\bf 6.1.4.6} \quad {\bf Lpi2c\_Ip\_SlaveNackConfigType}$

enum Lpi2c\_Ip\_SlaveNackConfigType

Slave NACK reaction configuration.

### Enumerator

LPI2C_SLAVE_NACK_END_TRANSFER	Slave will end transfer when NACK detected
LPI2C_SLAVE_NACK_CONTINUE_TRANSFER	Slave will not end transfer when NACK detected

Definition at line 151 of file Lpi2c\_Ip\_HwAccess.h.

## $6.1.4.7 \quad Lpi2c\_Ip\_SlaveNackTransmitType$

enum Lpi2c\_Ip\_SlaveNackTransmitType

Slave ACK transmission options.

## Enumerator

LPI2C_SLAVE_TRANSMIT_ACK	Transmit ACK for received word
LPI2C_SLAVE_TRANSMIT_NACK	Transmit NACK for received word

Definition at line 159 of file Lpi2c\_Ip\_HwAccess.h.

## 6.1.4.8 Lpi2c\_Ip\_ModeType

enum Lpi2c\_Ip\_ModeType

I2C operating modes.

### Enumerator

LPI2C_STANDARD_MODE	Standard-mode (Sm), bidirectional data transfers up to 100 kbit/s
LPI2C_FAST_MODE	Fast-mode (Fm), bidirectional data transfers up to 400 kbit/s
LPI2C_FASTPLUS_MODE	Fast-mode Plus (Fm+), bidirectional data transfers up to 1 Mbit/s
LPI2C_HIGHSPEED_MODE	High-speed Mode (Hs-mode), bidirectional data transfers up to 3.4 Mbit/s

Definition at line 102 of file Lpi2c\_Ip\_Types.h.

## ${\bf 6.1.4.9 \quad Lpi2c\_Ip\_AsyncTransferType}$

enum Lpi2c\_Ip\_AsyncTransferType

Type of LPI2C transfer (based on interrupts or DMA).

## Enumerator

LPI2C_USING_DMA	The driver will use DMA to perform I2C transfer
LPI2C_USING_INTERRUPTS	The driver will use interrupts to perform I2C transfer

Definition at line 116 of file Lpi2c\_Ip\_Types.h.

## $6.1.4.10 \quad Lpi2c\_Ip\_StatusType$

enum Lpi2c\_Ip\_StatusType

Type of LPI2C transfer (based on interrupts or DMA).

## Enumerator

LPI2C_IP_SUCCESS_STATUS	I2C specific error codes
LPI2C_IP_RECEIVED_NACK_STATUS	NACK signal received
LPI2C_IP_TX_UNDERRUN_STATUS	TX underrun error
LPI2C_IP_RX_OVERRUN_STATUS	RX overrun error
LPI2C_IP_ARBITRATION_LOST_STATUS	Arbitration lost
LPI2C_IP_ABORTED_STATUS	A transfer was aborted
LPI2C_IP_BUS_BUSY_STATUS	I2C bus is busy, cannot start transfer

Definition at line 124 of file Lpi2c\_Ip\_Types.h.

## ${\bf 6.1.4.11 \quad Lpi2c\_Ip\_MasterPrescalerType}$

enum Lpi2c\_Ip\_MasterPrescalerType

Defines the example structure.

This structure is used as an example.

 ${\it LPI2C master prescaler options}$ 

S32K1 I2C Driver

#### Enumerator

LPI2C_MASTER_PRESC_DIV_1	Divide by 1
LPI2C_MASTER_PRESC_DIV_2	Divide by 2
LPI2C_MASTER_PRESC_DIV_4	Divide by 4
LPI2C_MASTER_PRESC_DIV_8	Divide by 8
LPI2C_MASTER_PRESC_DIV_16	Divide by 16
LPI2C_MASTER_PRESC_DIV_32	Divide by 32
LPI2C_MASTER_PRESC_DIV_64	Divide by 64
LPI2C_MASTER_PRESC_DIV_128	Divide by 128

Definition at line 153 of file Lpi2c\_Ip\_Types.h.

## $\bf 6.1.4.12 \quad Lpi2c\_Ip\_DirectionType$

```
enum Lpi2c_Ip_DirectionType
```

### Enumerator

LPI2C_IP_SEND	Send operation
LPI2C_IP_RECEIVE	Receive operation

Definition at line 211 of file Lpi2c\_Ip\_Types.h.

## 6.1.5 Function Reference

## 6.1.5.1 Lpi2c\_Ip\_MasterInit()

Initialize the LPI2C master mode driver.

This function initializes the LPI2C driver in master mode.

#### Parameters

in	Instance	LPI2C peripheral instance number
in	ConfigPtr	Pointer to the LPI2C master user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.

### Returns

Error or success status returned by API

## 6.1.5.2 Lpi2c\_Ip\_MasterDeinit()

De-initialize the LPI2C master mode driver.

This function de-initializes the LPI2C driver in master mode. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

#### Parameters

in	Instance	LPI2C peripheral instance number

### Returns

Error or success status returned by API

## 6.1.5.3 Lpi2c\_Ip\_MasterGetBaudRate()

Get the currently configured baud rate.

This function returns the currently configured baud rate.

#### Parameters

in	Instance	LPI2C peripheral instance number
in	InputClock	input clock in Hz
out	BaudRate	structure that contains the current baud rate in hertz and the baud rate in hertz for High-speed mode (unused in other modes, can be NULL)

## $\bf 6.1.5.4 \quad Lpi2c\_Ip\_MasterSetBaudRate()$

Set the baud rate for any subsequent I2C communication.

This function sets the baud rate (SCL frequency) for the I2C master. It can also change the operating mode. Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate, but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency protocol clock for the LPI2C module. The application should call Lpi2c\_Ip\_MasterGetBaudRate() after Lpi2c\_Ip\_MasterSetBaudRate() to check what baud rate was actually set.

### Parameters

in	Instance	LPI2C peripheral instance number
in	Operating Mode	I2C operating mode
in	BaudRate	structure that contains the baud rate in hertz to use by current slave device and also the baud rate in hertz for High-speed mode (unused in other modes)
in	InputClock	input clock in Hz

## Returns

Error or success status returned by API

### 6.1.5.5 Lpi2c\_Ip\_MasterSetSlaveAddr()

Set the slave address for any subsequent I2C communication.

This function sets the slave address which will be used for any future transfer initiated by the LPI2C master.

#### Parameters

in	Instance	LPI2C peripheral instance number
in	Address	slave address, 7-bit or 10-bit
in	Is 10 bit Addr	specifies if provided address is 10-bit

## 6.1.5.6 Lpi2c\_Ip\_MasterSendData()

Perform a non-blocking send transaction on the I2C bus.

This function starts the transmission of a block of data to the currently configured slave address and returns immediately. The rest of the transmission is handled by the interrupt service routine. Use Lpi2c\_Ip\_MasterGetSendStatus() to check the progress of the transmission.

### Parameters

in	Instance	LPI2C peripheral instance number
in	TxBuff	pointer to the data to be transferred
in	TxSize	length in bytes of the data to be transferred
in	SendStop	specifies whether or not to generate stop condition after the transmission

### Returns

Error or success status returned by API

## 6.1.5.7 Lpi2c\_Ip\_MasterSendDataBlocking()

```
Lpi2c_Ip_StatusType Lpi2c_Ip_MasterSendDataBlocking (
          uint8 Instance,
          uint8 * TxBuff,
          uint32 TxSize,
          boolean SendStop,
          uint32 Timeout )
```

Perform a blocking send transaction on the I2C bus.

This function sends a block of data to the currently configured slave Address, and only returns when the transmission is complete.

#### Parameters

in	Instance	LPI2C peripheral instance number	
in	TxBuff	TxBuff pointer to the data to be transferred	
in	TxSize	length in bytes of the data to be transferred	
in	SendStop	specifies whether or not to generate stop condition after the transmission	
in	Timeout	Timeout for the transfer in milliseconds	

### Returns

Error or success status returned by API

## 6.1.5.8 Lpi2c\_Ip\_MasterReceiveData()

Perform a non-blocking receive transaction on the I2C bus.

This function starts the reception of a block of data from the currently configured slave address and returns immediately. The rest of the reception is handled by the interrupt service routine. Use Lpi2c\_Ip\_MasterGetReceiveStatus() to check the progress of the reception.

#### Parameters

in	Instance	LPI2C peripheral instance number
out	RxBuff	pointer to the buffer where to store received data
in	RxSize	length in bytes of the data to be transferred
in	SendStop	specifies whether or not to generate stop condition after the reception

### Returns

Error or success status returned by API

## 6.1.5.9 Lpi2c\_Ip\_MasterReceiveDataBlocking()

```
uint8 * RxBuff,
uint32 RxSize,
boolean SendStop,
uint32 Timeout )
```

Perform a blocking receive transaction on the I2C bus.

This function receives a block of data from the currently configured slave Address, and only returns when the transmission is complete.

#### Parameters

in	Instance	LPI2C peripheral instance number
out	RxBuff	pointer to the buffer where to store received data
in	RxSize	length in bytes of the data to be transferred
in	SendStop	specifies whether or not to generate stop condition after the reception
in	Timeout	Timeout for the transfer in milliseconds

### Returns

Error or success status returned by API

## 6.1.5.10 Lpi2c\_Ip\_MasterGetTransferStatus()

Return the current status of the I2C master transfer.

This function can be called during a non-blocking transmission to check the status of the transfer.

### Parameters

in	Instance	LPI2C peripheral instance number
out	BytesRemaining	the number of remaining bytes in the active I2C transfer

#### Returns

Error or success status returned by API

## 6.1.5.11 Lpi2c\_Ip\_MasterIRQHandler()

Handle master operation when I2C interrupt occurs.

This is the interrupt service routine for the LPI2C master mode driver. It handles the rest of the transfer started by one of the send/receive functions.

#### Parameters

in Instanc	LPI2C peripheral instance number
------------	----------------------------------

## 6.1.5.12 Lpi2c\_Ip\_SlaveInit()

Initialize the I2C slave mode driver.

### Parameters

in	Instance	LPI2C peripheral instance number
in		Pointer to the LPI2C slave user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.

## Returns

Error or success status returned by API

## 6.1.5.13 Lpi2c\_Ip\_SlaveDeinit()

De-initialize the I2C slave mode driver.

This function de-initializes the LPI2C driver in slave mode. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

#### Parameters

in Instance	LPI2C peripheral instance number
-------------	----------------------------------

### Returns

Error or success status returned by API

## 6.1.5.14 Lpi2c\_Ip\_SlaveSetBuffer()

Provide a buffer for transmitting data.

This function provides a buffer from which the LPI2C slave-mode driver can transmit data. It can be called for example from the user callback provided at initialization time, when the driver reports events LPI2C\_SLAVE\_E  $\leftarrow$  VENT\_TX\_REQ or LPI2C\_SLAVE\_EVENT\_TX\_EMPTY.

#### Parameters

in	Instance	LPI2C peripheral instance number
in	TxBuff	pointer to the data to be transferred
in	TxSize	length in bytes of the data to be transferred

### Returns

Error or success status returned by API

## $\bf 6.1.5.15 \quad Lpi2c\_Ip\_SlaveGetTransferStatus()$

Return the current status of the I2C slave transfer.

This function can be called during a non-blocking transmission to check the status of the transfer.

#### Parameters

in	Instance	LPI2C peripheral instance number
in	bytes Remaining [out]	the number of remaining bytes in the active I2C transfer

#### Returns

Error or success status returned by API

### 6.1.5.16 Lpi2c\_Ip\_SlaveIRQHandler()

Handle slave operation when I2C interrupt occurs.

This is the interrupt service routine for the LPI2C slave mode driver. It handles any transfer initiated by an I2C master and notifies the application via the provided callback when relevant events occur.

### Parameters

	in	Instance	LPI2C peripheral instance number	]
--	----	----------	----------------------------------	---

### Returns

void

## 6.1.5.17 Lpi2c\_Ip\_ModuleIRQHandler()

Handler for both slave and master operation when I2C interrupt occurs.

This is the interrupt service routine for the LPI2C slave and master mode driver. It handles any transfer initiated by an I2C master and notifies the application via the provided callback when relevant events occur.

### Parameters

in	Instance	LPI2C peripheral instance number
----	----------	----------------------------------

### Returns

void

## 6.1.5.18 Lpi2c\_Ip\_SetMasterCallback()

Sets the master callback.

This functions sets the master callback

### Parameters

in	u32 Instance	LPI2C peripheral instance number
in	master Callback	master callback to be set

### Returns

void

## 6.1.5.19 Lpi2c\_Ip\_SetSlaveCallback()

Sets the slave callback.

This functions sets the slave callback

#### Parameters

in	u32Instance	LPI2C peripheral instance number
in	slave Callback	slave callback to be set

## Returns

void

S32K1 I2C Driver

NXP Semiconductors 85

## 6.1.5.20 Lpi2c\_Ip\_StartListening()

Start listening.

This is used to enable slave events

Parameters

in $u32Instance$	LPI2C peripheral instance number
------------------	----------------------------------

Returns

void

## 6.1.5.21 Lpi2c\_Ip\_SetMasterHighSpeedMode()

Set high speed mode for master.

This function enables high speed mode for master

## Parameters

in	u32Instance	LPI2C peripheral instance number
in	b High Speed Enabled	enables/disables master high speed mode

Returns

void

## 6.1.5.22 Lpi2c\_Ip\_Init()

Initializes the LPI2C module to a known state.

This function initializes all the registers of the LPI2C module to their reset value.

## Parameters

in $BaseAddr$	base address of the LPI2C module
---------------	----------------------------------

## 6.2 Flexio I2c Driver

## 6.2.1 Detailed Description

#### 6.2.1.1 General information

The I2C module provides a simple and efficient method of data exchange between a chip and other devices, such as microcontrollers, EEPROM, real-time clock devices, analog-to-digital converters and LCDs.

The advantages of the I2C bus is that it minimizes interconnections between devices, allows the connection of additional devices to the bus, includes collision detection and arbitration that prevent data corruption and it doesn't require an external address decoder.

#### **6.2.1.2** Features

- Interrupt based
- Master operation
- Provides blocking and non-blocking transmit and receive functions
- 7-bit
- Configurable baud rate

**6.2.1.2.1 Master Mode** Master Mode provides functions for transmitting or receiving data to/from any I2C slave. Slave address and baud rate are provided at initialization time through the master configuration structure, but they can be changed at runtime by using Flexio\_I2c\_Ip\_MasterSetBaudRate() or Flexio\_I2c\_Ip\_MasterSetSlaveAddr().

To send or receive data to/from the currently configured slave address, use functions Flexio\_I2c\_Ip\_MasterSendData() or Flexio\_I2c\_Ip\_MasterReceiveData() (or their blocking counterparts). Parameter sendStop can be used to chain multiple transfers with repeated START condition between them, for example when sending a command and then immediately receiving a response. The application should ensure that any send or receive transfer with sendStop set to false is followed by another transfer, otherwise the Flexio I2c master will hold the SCL line low indefinitely and block the I2C bus. The last transfer from a chain should always have sendStop set to true.

Blocking operations will return only when the transfer is completed, either successfully or with error. Non-blocking operations will initiate the transfer and return STATUS\_SUCCESS, but the module is still busy with the transfer and another transfer can't be initiated until the current transfer is complete. The application can check the status of the current transfer by calling Flexio\_I2c\_Ip\_MasterGetStatus(). If the transfer is completed, the functions will return either STATUS\_SUCCESS or an error code, depending on the outcome of the last transfer.

## **Data Structures**

- struct Flexio I2c Ip ShifterControl
- struct Flexio I2c Ip TimerConfig
- struct Flexio I2c Ip TimerControl
- struct Flexio I2c Ip MasterStateType

Master internal context structure. More...

• struct Flexio I2c Ip MasterConfigType

Master configuration structure. More...

### Macros

- #define FEATURE\_FLEXIO\_MAX\_CHANNEL\_COUNT
- #define FLEXIO I2C IP INSTANCE COUNT

### Enum Reference

• enum Flexio I2c Ip MasterEventType

Define the enum of the events which can trigger I2C master callback.

• enum Flexio\_I2c\_Ip\_StatusType

Type of FLEXIO I2C transfer status.

• enum Flexio\_I2c\_Ip\_AsyncTransferType

Type of FLEXIO I2C transfer (based on interrupts or DMA).

 $\bullet \ \ enum \ Flexio\_I2c\_Ip\_Timer\_Decrement$ 

Driver type: timer decrement.

• enum Flexio Ip DriverType

Driver type: interrupts/polling/DMA.

#### Variables

- Flexio\_I2c\_Ip\_MasterStateType Flexio\_I2c\_Ip\_MasterState [1U]

Master state array sructure.

- Flexio Mcl Ip ShifterModeType Mode
- uint8 Pin
- Flexio Mcl Ip PinPolarityType PinPolarity

## FLEXIO\_I2C Driver

• Flexio\_I2c\_Ip\_StatusTypeFlexio\_I2c\_Ip\_MasterInit (uint8 Instance, uint8 Channel, const Flexio\_I2c\_Ip\_MasterConfig \*ConfigPtr)

Initialize the FLEXIO\_I2C master mode driver.

• Flexio\_I2c\_Ip\_StatusType Flexio\_I2c\_Ip\_MasterDeinit (uint8 Instance, uint8 Channel)

De-initialize the FLEXIO\_I2C master mode driver.

• Flexio\_I2c\_Ip\_StatusType Flexio\_I2c\_Ip\_MasterSetBaudRate (uint8 Instance, uint8 Channel, uint32 InputClock, uint32 BaudRate)

Set the baud rate for any subsequent I2C communication.

Get the currently configured band rate.

• Flexio\_I2c\_Ip\_StatusType Flexio\_I2c\_Ip\_MasterSetSlaveAddr (uint8 Instance, uint8 Channel, const uint16 Address)

Set the slave address for any subsequent I2C communication.

• Flexio\_I2c\_Ip\_StatusType Flexio\_I2c\_Ip\_MasterSendData (uint8 Instance, uint8 Channel, const uint8 \*TxBuff, uint32 TxSize, boolean SendStop)

Perform a non-blocking send transaction on the I2C bus.

NXP Semiconductors 89

### S32K1 I2C Driver

• Flexio\_I2c\_Ip\_StatusType Flexio\_I2c\_Ip\_MasterSendDataBlocking (uint8 Instance, uint8 Channel, const uint8 \*TxBuff, uint32 TxSize, boolean SendStop, uint32 Timeout)

Perform a blocking send transaction on the I2C bus.

• Flexio\_I2c\_Ip\_StatusType Flexio\_I2c\_Ip\_MasterReceiveData (uint8 Instance, uint8 Channel, uint8 \*Rx← Buff, uint32 RxSize, boolean SendStop)

Perform a non-blocking receive transaction on the I2C bus.

• Flexio\_I2c\_Ip\_StatusType Flexio\_I2c\_Ip\_MasterReceiveDataBlocking (uint8 Instance, uint8 Channel, uint8 \*RxBuff, uint32 RxSize, boolean SendStop, uint32 Timeout)

Perform a blocking receive transaction on the I2C bus.

- Flexio\_I2c\_Ip\_StatusType Flexio\_I2c\_Ip\_MasterTransferAbort (uint8 Instance, uint8 Channel)

  Aborts a non-blocking I2C master transaction.
- Flexio\_I2c\_Ip\_StatusType Flexio\_I2c\_Ip\_MasterGetStatus (uint8 Instance, uint8 Channel, uint32 \*Bytes↔ Remaining)

Get the status of the current non-blocking I2C master transaction.

• void Flexio\_I2c\_Ip\_SetMasterCallback (uint8 Instance, uint8 Channel, Flexio\_I2c\_Ip\_MasterCallbackType MasterCallback)

Sets the master callback.

• void Flexio\_I2c\_Ip\_IrqHandler (const uint8 FlexIOChannel, uint8 ShifterMaskFlag, uint8 ShifterErrMask Flag, uint8 TimerMaskFlag)

Interrupt handler for FlexIO.

- void FlexIO\_I2c\_Ip\_DmaTransferCompleteNotificationShifter0 (void)
- void FlexIO\_I2c\_Ip\_DmaTransferCompleteNotificationShifter1 (void)
- void FlexIO\_I2c\_Ip\_DmaTransferCompleteNotificationShifter2 (void)
- void FlexIO\_I2c\_Ip\_DmaTransferCompleteNotificationShifter3 (void)
- void FlexIO I2c Ip DmaTransferCompleteNotificationShifter4 (void)
- void FlexIO I2c Ip DmaTransferCompleteNotificationShifter5 (void)
- $\bullet \quad {\bf void} \ {\bf FlexIO\_I2c\_Ip\_DmaTransferCompleteNotificationShifter} 6 \ ({\bf void})$
- void FlexIO\_I2c\_Ip\_DmaTransferCompleteNotificationShifter7 (void)
- void FlexIO\_I2c\_Ip\_DmaTransferNotificationErrorHandler0 (void)
- void FlexIO\_I2c\_Ip\_DmaTransferNotificationErrorHandler1 (void)
- void FlexIO\_I2c\_Ip\_DmaTransferNotificationErrorHandler2 (void)
- void FlexIO\_I2c\_Ip\_DmaTransferNotificationErrorHandler3 (void)
- #define I2C\_STOP\_SEC\_CODE

## 6.2.2 Data Structure Documentation

## 6.2.2.1 struct Flexio\_I2c\_Ip\_ShifterControl

FlexIO shifter control register This is a structure used by all FlexIO drivers as shifter control value. It is needed for parameter of set shifter register value.

Definition at line 128 of file Flexio\_I2c\_Ip\_HwAccess.h.

### 6.2.2.2 struct Flexio\_I2c\_Ip\_TimerConfig

FlexIO timer config register This is a structure used by all FlexIO drivers as timer config value. It is needed for parameter of set timer config register value.

Definition at line 143 of file Flexio I2c Ip HwAccess.h.

### 6.2.2.3 struct Flexio\_I2c\_Ip\_TimerControl

FlexIO timer control register This is a structure used by all FlexIO drivers as timer control value. It is needed for parameter of set timer control register value.

Definition at line 159 of file Flexio\_I2c\_Ip\_HwAccess.h.

### 6.2.2.4 struct Flexio\_I2c\_Ip\_MasterStateType

Master internal context structure.

This structure is used by the driver for its internal logic. It must be provided by the application through the FLEXIO\_I2C\_DRV\_MasterInit() function, then it cannot be freed until the driver is de-initialized using FLEXI $\leftarrow$ O\_I2C\_DRV\_MasterDeinit(). The application should make no assumptions about the content of this structure.

Definition at line 162 of file Flexio\_I2c\_Ip\_Types.h.

## 6.2.2.5 struct Flexio\_I2c\_Ip\_MasterConfigType

Master configuration structure.

This structure is used to provide configuration parameters for the flexio\_i2c master at initialization time.

Definition at line 204 of file Flexio\_I2c\_Ip\_Types.h.

### Data Fields

- uint16 SlaveAddress
- Flexio I2c Ip AsyncTransferType I2cAsyncMethod
- uint32 BaudRate
- uint8 SdaPin
- uint8 SclPin
- Flexio\_I2c\_Ip\_MasterCallbackType Callback
- uint8 CallbackParam
- uint8 ResourceIndex
- uint32 DmaRxChannel
- uint32 DmaTxChannel
- Flexio I2c Ip MasterStateType \* MasterState

### 6.2.2.5.1 Field Documentation

## 6.2.2.5.1.1 SlaveAddress uint16 SlaveAddress

Slave address, 7-bit

Definition at line 206 of file Flexio\_I2c\_Ip\_Types.h.

NXP Semiconductors 91

### S32K1 I2C Driver

## $\mathbf{6.2.2.5.1.2} \quad \mathbf{I2cAsyncMethod} \quad \mathtt{Flexio\_I2c\_Ip\_AsyncTransferType} \quad \mathtt{I2cAsyncMethod}$

Driver type: interrupts/polling/DMA

Definition at line 207 of file Flexio\_I2c\_Ip\_Types.h.

#### 6.2.2.5.1.3 BaudRate uint32 BaudRate

Baud rate in hertz

Definition at line 208 of file Flexio\_I2c\_Ip\_Types.h.

#### 6.2.2.5.1.4 SdaPin uint8 SdaPin

Flexio pin to use as I2C SDA pin

Definition at line 211 of file Flexio I2c Ip Types.h.

### 6.2.2.5.1.5 SclPin uint8 SclPin

Flexio pin to use as I2C SCL pin

Definition at line 212 of file Flexio\_I2c\_Ip\_Types.h.

## 6.2.2.5.1.6 Callback Flexio\_I2c\_Ip\_MasterCallbackType Callback

User callback function. Note that this function will be called from the interrupt service routine, so its execution time should be as small as possible. It can be NULL if it is not needed

Definition at line 213 of file Flexio\_I2c\_Ip\_Types.h.

### 6.2.2.5.1.7 CallbackParam uint8 CallbackParam

Parameter for the callback function

Definition at line 217 of file Flexio\_I2c\_Ip\_Types.h.

#### 6.2.2.5.1.8 ResourceIndex uint8 ResourceIndex

Index of first used internal resource instance (shifter and timer)

Definition at line 219 of file Flexio\_I2c\_Ip\_Types.h.

## 6.2.2.5.1.9 DmaRxChannel uint32 DmaRxChannel

Rx DMA channel number. Only used in DMA mode

Definition at line 220 of file Flexio\_I2c\_Ip\_Types.h.

### 6.2.2.5.1.10 DmaTxChannel uint32 DmaTxChannel

Tx DMA channel number. Only used in DMA mode

Definition at line 221 of file Flexio\_I2c\_Ip\_Types.h.

## **6.2.2.5.1.11** MasterState Flexio\_I2c\_Ip\_MasterStateType\* MasterState

Pointer to master state

Definition at line 222 of file Flexio I2c Ip Types.h.

## 6.2.3 Macro Definition Documentation

## 6.2.3.1 FEATURE\_FLEXIO\_MAX\_CHANNEL\_COUNT

#define FEATURE\_FLEXIO\_MAX\_CHANNEL\_COUNT

Number of Flexio i2c logical channel.

Definition at line 56 of file Flexio\_I2c\_Ip\_Features.h.

## 6.2.3.2 FLEXIO\_I2C\_IP\_INSTANCE\_COUNT

#define FLEXIO\_I2C\_IP\_INSTANCE\_COUNT

Number of instances of the FLEXIO module.

Definition at line 59 of file Flexio I2c Ip Features.h.

NXP Semiconductors 93

### S32K1 I2C Driver

## 6.2.4 Enum Reference

## 6.2.4.1 Flexio\_I2c\_Ip\_MasterEventType

enum Flexio\_I2c\_Ip\_MasterEventType

Define the enum of the events which can trigger I2C master callback.

This enum should include the events for all platforms

Definition at line 79 of file Flexio\_I2c\_Ip\_Callbacks.h.

## 6.2.4.2 Flexio\_I2c\_Ip\_StatusType

enum Flexio\_I2c\_Ip\_StatusType

Type of FLEXIO I2C transfer status.

#### Enumerator

FLEXIO_I2C_IP_SUCCESS_STATUS	I2C specific error codes
FLEXIO_I2C_IP_RECEIVED_NACK_STATUS	NACK signal received
FLEXIO_I2C_IP_TX_UNDERRUN_STATUS	TX underrun error
FLEXIO_I2C_IP_RX_OVERRUN_STATUS	RX overrun error
FLEXIO_I2C_IP_ARBITRATION_LOST_STATUS	Arbitration lost
FLEXIO_I2C_IP_ABORTED_STATUS	A transfer was aborted
FLEXIO_I2C_IP_BUS_BUSY_STATUS	I2C bus is busy, cannot start transfer

Definition at line 91 of file Flexio\_I2c\_Ip\_Types.h.

## $6.2.4.3 \quad Flexio\_I2c\_Ip\_AsyncTransferType \\$

enum Flexio\_I2c\_Ip\_AsyncTransferType

Type of FLEXIO I2C transfer (based on interrupts or DMA).

## Enumerator

FLEXIO_I2C_USING_DMA	The driver will use DMA to perform flexio I2C transfer
FLEXIO_I2C_USING_INTERRUPTS	The driver will use interrupts to perform flexio I2C transfer

Definition at line 110 of file Flexio\_I2c\_Ip\_Types.h.

## ${\bf 6.2.4.4} \quad {\bf Flexio\_I2c\_Ip\_Timer\_Decrement}$

enum Flexio\_I2c\_Ip\_Timer\_Decrement

Driver type: timer decrement.

### Enumerator

Decrement counter on FlexIO clock, Shift clock equals Timer output
Decrement counter on FlexIO clock divided by 16, Shift clock equals Timer output
Decrement counter on FlexIO clock divided by 256, Shift clock equals Timer output.

Definition at line 119 of file Flexio\_I2c\_Ip\_Types.h.

## 6.2.4.5 Flexio\_Ip\_DriverType

enum Flexio\_Ip\_DriverType

Driver type: interrupts/polling/DMA.

## Enumerator

FLEXIO_I2C_IP_DRIVER_TYPE_INTERRUPTS	Driver uses interrupts for data transfers
FLEXIO_I2C_IP_DRIVER_TYPE_POLLING	Driver is based on polling
FLEXIO_I2C_IP_DRIVER_TYPE_DMA	Driver uses DMA for data transfers

Definition at line 128 of file Flexio\_I2c\_Ip\_Types.h.

## 6.2.5 Function Reference

## 6.2.5.1 Flexio\_I2c\_Ip\_MasterInit()

NXP Semiconductors 95

## S32K1 I2C Driver

```
uint8 Channel,
const Flexio_I2c_Ip_MasterConfigType * ConfigPtr )
```

Initialize the FLEXIO\_I2C master mode driver.

This function initializes the FLEXIO\_I2C driver in master mode.

#### Parameters

in	Instance	FLEXIO peripheral instance number	
in	Channel	FLEXIO I2C logical channel number	
	ConfigPtr	Pointer to the FLEXIO_I2C master user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.	

### Returns

Error or success status returned by API

## 6.2.5.2 Flexio\_I2c\_Ip\_MasterDeinit()

De-initialize the FLEXIO\_I2C master mode driver.

This function de-initializes the FLEXIO\_I2C driver in master mode. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

#### Parameters

in	Instance	FLEXIO peripheral instance number
in	Channel	FLEXIO I2C logical channel number

### Returns

Error or success status returned by API

## 6.2.5.3 Flexio\_I2c\_Ip\_MasterSetBaudRate()

```
uint8 Channel,
uint32 InputClock,
uint32 BaudRate )
```

Set the baud rate for any subsequent I2C communication.

This function sets the baud rate (SCL frequency) for the I2C master. Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate, but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency FlexIO clock. The application should call Flexio\_I2c\_Ip\_DRV\_MasterGetBaudRate() after Flexio\_I2c\_Ip\_DR ∨ MasterSetBaudRate() to check what baud rate was actually set.

#### Parameters

in	Instance	FLEXIO peripheral instance number
in	Channel	FLEXIO I2C logical channel number
	BaudRate	the desired baud rate in hertz

#### Returns

Error or success status returned by API

### 6.2.5.4 Flexio\_I2c\_Ip\_MasterGetBaudRate()

Get the currently configured baud rate.

This function returns the currently configured I2C baud rate.

### Parameters

in	Instance	FLEXIO peripheral instance number
in	Channel	FLEXIO I2C logical channel number
	BaudRate	the current baud rate in hertz

### Returns

Error or success status returned by API

## 6.2.5.5 Flexio\_I2c\_Ip\_MasterSetSlaveAddr()

Set the slave address for any subsequent I2C communication.

This function sets the slave address which will be used for any future transfer.

#### Parameters

in	Instance	FLEXIO peripheral instance number
in	Channel	FLEXIO I2C logical channel number
	Address	slave address, 7-bit

#### Returns

Error or success status returned by API

## 6.2.5.6 Flexio\_I2c\_Ip\_MasterSendData()

Perform a non-blocking send transaction on the I2C bus.

This function starts the transmission of a block of data to the currently configured slave address and returns immediately. The rest of the transmission is handled by the interrupt service routine (if the driver is initialized in interrupt mode) or by the Flexio\_I2c\_Ip\_DRV\_MasterGetStatus function (if the driver is initialized in polling mode). Use Flexio\_I2c\_Ip\_DRV\_MasterGetStatus() to check the progress of the transmission.

#### Parameters

in	Instance	FLEXIO peripheral instance number	
in	Channel	FLEXIO I2C logical channel number	
	TxBuff	pointer to the data to be transferred	
	TxSize length in bytes of the data to be transferred		
	SendStop	specifies whether or not to generate stop condition after the transmission	

#### Returns

Error or success status returned by API

## 6.2.5.7 Flexio\_I2c\_Ip\_MasterSendDataBlocking()

Perform a blocking send transaction on the I2C bus.

This function sends a block of data to the currently configured slave address, and only returns when the transmission is complete.

#### Parameters

in	Instance	FLEXIO peripheral Instance number	
in	Channel	FLEXIO I2C logical channel number	
	TxBuff	pointer to the data to be transferred	
	TxSize	length in bytes of the data to be transferred	
	SendStop	specifies whether or not to generate stop condition after the transmission	
	timeout	timeout for the transfer in milliseconds	

#### Returns

Error or success status returned by API

#### 6.2.5.8 Flexio\_I2c\_Ip\_MasterReceiveData()

Perform a non-blocking receive transaction on the I2C bus.

This function starts the reception of a block of data from the currently configured slave address and returns immediately. The rest of the transmission is handled by the interrupt service routine (if the driver is initialized in interrupt mode) or by the Flexio\_I2c\_Ip\_DRV\_MasterGetStatus function (if the driver is initialized in polling mode). Use Flexio\_I2c\_Ip\_DRV\_MasterGetStatus() to check the progress of the reception.

### Parameters

in	Instance	FLEXIO peripheral instance number	
in	Channel	nel FLEXIO I2C logical channel number	
	RxBuff pointer to the buffer where to store received data		
RxSize length in bytes of the data to be transferred		length in bytes of the data to be transferred	
	SendStop	specifies whether or not to generate stop condition after the reception	

## Returns

Error or success status returned by API

## 6.2.5.9 Flexio\_I2c\_Ip\_MasterReceiveDataBlocking()

```
Flexio_I2c_Ip_StatusType Flexio_I2c_Ip_MasterReceiveDataBlocking (
            uint8 Instance,
            uint8 Channel,
            uint8 * RxBuff,
            uint32 RxSize,
            boolean SendStop,
            uint32 Timeout )
```

Perform a blocking receive transaction on the I2C bus.

This function receives a block of data from the currently configured slave address, and only returns when the transmission is complete.

### Parameters

in	Instance	FLEXIO peripheral Instance number	
in	Channel	FLEXIO I2C logical channel number	
	RxBuff	Buff pointer to the buffer where to store received data	
	RxSize length in bytes of the data to be transferred		
	SendStop	specifies whether or not to generate stop condition after the reception	
	Timeout	timeout for the transfer in milliseconds	

### Returns

Error or success status returned by API

## 6.2.5.10 Flexio\_I2c\_Ip\_MasterTransferAbort()

Aborts a non-blocking I2C master transaction.

This function aborts a non-blocking I2C transfer.

#### Parameters

in	Instance	FLEXIO peripheral Instance number
in	Channel	FLEXIO I2C logical channel number

### Returns

Error or success status returned by API

## 6.2.5.11 Flexio\_I2c\_Ip\_MasterGetStatus()

Get the status of the current non-blocking I2C master transaction.

This function returns the current status of a non-blocking I2C master transaction. A return code of STATUS\_BUSY means the transfer is still in progress. Otherwise the function returns a status reflecting the outcome of the last transfer. When the driver is initialized in polling mode this function also advances the transfer by checking and handling the transmit and receive events, so it must be called frequently to avoid overflows or underflows.

### Parameters

in	Instance	FLEXIO peripheral Instance number
in	Channel	FLEXIO I2C logical channel number
	BytesRemaining	The remaining number of bytes to be transferred

### Returns

Error or success status returned by API

## 6.2.5.12 Flexio\_I2c\_Ip\_SetMasterCallback()

Sets the master callback.

This functions sets the master callback

#### Parameters

in	Instance	FLEXIO peripheral Instance number
in	Channel	FLEXIO I2C logical channel number
in	Master Callback	master callback to be set

Returns

void

## 6.2.5.13 Flexio\_I2c\_Ip\_IrqHandler()

Interrupt handler for FlexIO.

This function shall manage all the interrupts of a FlexIO module

## Parameters

in	FlexIOC hannel	FlexIO channel to be addressed.
in	Shifter Mask Flag	shifters status
in	Shifter Err Mask Flag	shifters error status
in	TimerMaskFlag	FlexIO timers status

Returns

void.

Note

Internal driver function.

## 6.2.6 Variable Documentation

## ${\bf 6.2.6.1 \quad Flexio\_I2c\_Ip\_MasterState}$

Flexio\_I2c\_Ip\_MasterStateType Flexio\_I2c\_Ip\_MasterState[1U] [extern]

Master state array sructure.

Array with the master state structures for each channel used.

#### 6.2.6.2 Mode

Flexio\_Mcl\_Ip\_ShifterModeType Mode

FlexIO device instance number

Definition at line 130 of file Flexio\_I2c\_Ip\_HwAccess.h.

## 6.2.6.3 Pin

uint8 Pin

Count of internal resources used (shifters and timers)

Definition at line 131 of file Flexio\_I2c\_Ip\_HwAccess.h.

## 6.2.6.4 PinPolarity

Flexio\_Mcl\_Ip\_PinPolarityType PinPolarity

Index of first used internal resource instance (shifter and timer)

Definition at line 132 of file Flexio\_I2c\_Ip\_HwAccess.h.

## 6.3 I2c Driver

## 6.3.1 Detailed Description

#### **Data Structures**

• struct Lpi2c\_Ipw\_HwChannelConfigType

The structure contains the hardware configuration for lpi2c module. More...

• struct I2c\_Ipw\_HwChannelConfigType

The structure contains the hardware channel configuration type. More...

• struct I2c\_HwUnitConfigType

Structure that contains I2C Hw configuration. More...

• struct I2c\_ConfigType

This type contains initialization data. More...

• struct I2c\_RequestType

Definition for Request Buffer. This is the structure which is passed to I2c\_SyncTransmit or I2c\_AsyncTransmit function. This holds the necessary information required for the communication of I2C Hw with the Slave device.

More...

### Macros

• #define I2C\_E\_UNINIT

API service used without module initialization.

• #define I2C E INVALID CHANNEL

API service used with an invalid or inactive channel parameter.

• #define I2C\_E\_INVALID\_POINTER

API service called with invalid configuration pointer.

Initialization called when already initialized.

• #define I2C\_E\_INVALID\_BUFFER\_SIZE

Number of bytes is exceeded, if a limit exists for the channel.

• #define I2C\_UNINIT

I2C driver states.

• #define I2C\_INIT

I2C driver states.

• #define I2C E PARAM CONFIG

API service called with wrong assigned resource.

• #define I2C\_E\_INIT\_FAILED

API service called with invalid init configuration pointer.

• #define I2C\_START\_SEC\_VAR\_INIT\_8

## Types Reference

• typedef uint8 I2c HwUnitType

This gives the numeric ID (hardware number) of an I2C hw Unit.

• typedef uint8 I2c PartCoreType

This gives the numeric ID (paritition number) of an I2C hw Unit.

• typedef uint16 I2c AddressType

Type Address Value of Device and its register value.

• typedef uint8 I2c\_DataType

Type Data to be sent or received.

#### Enum Reference

• enum I2c\_ApiFunctionIdType

API functions service IDs.

• enum I2c\_StatusType

Definition for different state and errors of Operation Status.

• enum I2c AsynchronousMethodType

Asynchronous method used.

• enum I2c\_MasterSlaveModeType

Definition of the master/slave mode of an I2C hw unit.

#### **Function Reference**

• void I2c\_Init (const I2c\_ConfigType \*Config)

Initializes the I2C module.

• void I2c\_DeInit (void)

 $De Initializes\ the\ I2C\ module.$ 

• Std\_ReturnType I2c\_SyncTransmit (uint8 Channel, const I2c\_RequestType \*RequestPtr)

Sends or receives an I2C message blocking.

• Std ReturnType I2c AsyncTransmit (uint8 Channel, const I2c RequestType \*RequestPtr)

Starts an asynchronous transmission on the I2C bus.

• I2c StatusType I2c GetStatus (uint8 Channel)

Gets the status of an I2C channel.

• Std ReturnType I2c PrepareSlaveBuffer (uint8 Channel, uint8 NumberOfBytes, I2c DataType \*DataBuffer)

Prepare the RX or TX buffer for a slave channel.

• Std\_ReturnType I2c\_StartListening (uint8 Channel)

Makes a slave channel available for processing requests (addressings).

• void I2c GetVersionInfo (Std VersionInfoType \*VersionInfo)

Returns the version information of this module.

• void I2c\_Ipw\_InitChannel (const uint8 Channel, const I2c\_HwUnitConfigType \*ConfigPtr)

Initialize a I2c channel.

• void I2c Ipw DeInitChannel (const uint8 Channel, const I2c HwUnitConfigType \*ConfigPtr)

De initialize a I2c channel.

## S32K1 I2C Driver

 $\bullet \ \, Std\_ReturnType \ \, I2c\_Ipw\_SyncTransmit \ \, (uint8 \ \, Channel, \ \, const \ \, I2c\_RequestType \ \, *Request, \ \, const \ \, I2c\_HwUnitConfigType \ \, *HwConfigType) \\$ 

Sends or receives an I2c message from the slave.

• Std\_ReturnType I2c\_Ipw\_AsyncTransmit (uint8 Channel, const I2c\_RequestType \*Request, const I2c\_HwUnitConfigType \*HwConfigType)

Starts sending or receiving an I2c message from the slave.

- void I2c\_Ipw\_PrepareSlaveBuffer (uint8 Channel, uint8 NumberOfBytes, I2c\_DataType \*DataBuffer)

  Prepare the RX or TX buffer for a slave channel.
- I2c\_StatusType I2c\_Ipw\_GetStatus (const uint8 Channel, const I2c\_HwUnitConfigType \*HwConfigType)

  Gets the status of an I2c channel.

### Variables

- const I2c\_ConfigType I2c\_Config\_VS\_0 Export Post-Build configurations.
- sint8 I2c\_as8ChannelHardwareMap [(4U)]
- const I2c\_DemConfigType \* I2c\_apDemCfg [((uint8) 1U)]

#### 6.3.1.1 MISRA-C:2004 violations

## 6.3.2 Data Structure Documentation

## 6.3.2.1 struct Lpi2c\_Ipw\_HwChannelConfigType

The structure contains the hardware configuration for lpi2c module.

Definition at line 154 of file I2c Ipw Types.h.

## ${\bf 6.3.2.2}\quad {\bf struct}\ {\bf I2c\_Ipw\_HwChannelConfigType}$

The structure contains the hardware channel configuration type.

Definition at line 164 of file I2c\_Ipw\_Types.h.

## 6.3.2.3 struct I2c\_HwUnitConfigType

Structure that contains I2C Hw configuration.

It contains the information specific to one I2C Hw unit

Definition at line 199 of file I2c Types.h.

## **Data Fields**

• const I2c\_HwUnitType I2c\_HwUnit

Numeric instance value of I2C Hw Unit.

• const I2c\_PartCoreType I2c\_PartitionId

Master/slave mode configuration of the I2C Hw Unit.

• const I2c\_MasterSlaveModeType MasterSlaveConfig

Hardware channel type.

• const I2c\_HwChannelType I2c\_Ipw\_ChannelType

Structure containing the hardware specific configuration for the channel.

#### 6.3.2.3.1 Field Documentation

#### 6.3.2.3.1.1 I2c\_HwUnit const I2c\_HwUnitType I2c\_HwUnit

Numeric instance value of I2C Hw Unit.

<

Numeric Partition Id

Definition at line 202 of file I2c\_Types.h.

## 6.3.2.3.1.2 I2c\_PartitionId const I2c\_PartCoreType I2c\_PartitionId

Master/slave mode configuration of the I2C Hw Unit.

Definition at line 205 of file I2c Types.h.

## 6.3.2.3.1.3 MasterSlaveConfig const I2c\_MasterSlaveModeType MasterSlaveConfig

Hardware channel type.

Definition at line 208 of file I2c\_Types.h.

## $\mathbf{6.3.2.3.1.4} \quad \mathbf{I2c\_Ipw\_ChannelType} \quad \text{const} \quad \mathbf{I2c\_HwChannelType} \quad \mathbf{I2c\_Ipw\_ChannelType}$

Structure containing the hardware specific configuration for the channel.

Definition at line 211 of file I2c Types.h.

## S32K1 I2C Driver

### 6.3.2.4 struct I2c\_ConfigType

This type contains initialization data.

This contains initialization data for the I2C driver. It shall contain:

- The number of I2C modules to be configured
- Dem error reporting configuration
- I2C dependent properties for used HW units

Definition at line 226 of file I2c\_Types.h.

## **Data Fields**

• const I2c\_PartCoreType I2c\_CoreId

Numeric Partition Id.

• const I2c\_DemConfigType \* I2c\_DemConfig

Pointer to I2c hardware unit configuration.

#### 6.3.2.4.1 Field Documentation

## 6.3.2.4.1.1 I2c\_CoreId const I2c\_PartCoreType I2c\_CoreId

Numeric Partition Id.

<

DEM error reporting configuration.

Definition at line 229 of file I2c\_Types.h.

#### 6.3.2.4.1.2 I2c\_DemConfig const I2c\_DemConfigType\* I2c\_DemConfig

Pointer to I2c hardware unit configuration.

Definition at line 233 of file I2c\_Types.h.

### 6.3.2.5 struct I2c\_RequestType

Definition for Request Buffer. This is the structure which is passed to I2c\_SyncTransmit or I2c\_AsyncTransmit function. This holds the necessary information required for the communication of I2C Hw with the Slave device.

Definition at line 247 of file I2c Types.h.

#### **Data Fields**

• I2c\_AddressType SlaveAddress

Slave Device Address.

• boolean BitsSlaveAddressSize

If this is true the data will be sent with high speed enabled (if hardware support exists).

• boolean HighSpeedMode

When this is true, NACK will be ignored during the address cycle.

• boolean ExpectNack

When this is true, a repeated start (Sr) will be issued on the bus instead of a STOP at the end of the transfer.

• boolean RepeatedStart

Buffer Size: The number of bytes for reading or writing.

• uint16 BufferSize

Direction of the data. Can be either Send or Receive.

• I2c DataDirectionType DataDirection

Buffer to Store or to transmit Serial data.

#### 6.3.2.5.1 Field Documentation

## $\mathbf{6.3.2.5.1.1} \quad \mathbf{SlaveAddress} \quad \mathtt{I2c\_AddressType} \ \mathtt{SlaveAddress}$

Slave Device Address.

<

This is true when the slave address is 10 bits, when false the address is on 7 bits.

Definition at line 250 of file I2c Types.h.

## **6.3.2.5.1.2** BitsSlaveAddressSize boolean BitsSlaveAddressSize

If this is true the data will be sent with high speed enabled (if hardware support exists).

Definition at line 253 of file I2c\_Types.h.

## 6.3.2.5.1.3 HighSpeedMode boolean HighSpeedMode

When this is true, NACK will be ignored during the address cycle.

Definition at line 256 of file I2c\_Types.h.

NXP Semiconductors 109

#### 6.3.2.5.1.4 ExpectNack boolean ExpectNack

When this is true, a repeated start (Sr) will be issued on the bus instead of a STOP at the end of the transfer.

Definition at line 259 of file I2c\_Types.h.

## 6.3.2.5.1.5 RepeatedStart boolean RepeatedStart

Buffer Size: The number of bytes for reading or writing.

Definition at line 262 of file I2c\_Types.h.

#### 6.3.2.5.1.6 BufferSize uint16 BufferSize

Direction of the data. Can be either Send or Receive.

Definition at line 265 of file I2c\_Types.h.

## ${\bf 6.3.2.5.1.7} \quad {\bf Data Direction} \quad {\tt I2c\_DataDirectionType} \ {\tt DataDirection}$

Buffer to Store or to transmit Serial data.

Definition at line 268 of file I2c\_Types.h.

## 6.3.3 Macro Definition Documentation

## 6.3.3.1 I2C\_E\_UNINIT

#define I2C\_E\_UNINIT

API service used without module initialization.

The I2C Driver module shall report the development error "I2C\_E\_UNINIT (0x01)", when the API Service is used without module initialization.

Definition at line 128 of file CDD I2c.h.

#### 6.3.3.2 I2C\_E\_INVALID\_CHANNEL

#define I2C\_E\_INVALID\_CHANNEL

API service used with an invalid or inactive channel parameter.

The I2C Driver module shall report the development error "I2C\_E\_INVALID\_CHANNEL (0x02)", when API Service used with an invalid or inactive channel parameter.

Definition at line 138 of file CDD\_I2c.h.

#### 6.3.3.3 I2C\_E\_INVALID\_POINTER

#define I2C\_E\_INVALID\_POINTER

API service called with invalid configuration pointer.

The I2C Driver module shall report the development error "I2C\_E\_INVALID\_POINTER (0x03)", when API Service is called with invalid configuration pointer.

Definition at line 148 of file CDD\_I2c.h.

## 6.3.3.4 I2C\_E\_ALREADY\_INITIALIZED

#define I2C\_E\_ALREADY\_INITIALIZED

Initialization called when already initialized.

The I2C Driver module shall report the development error "I2C\_E\_ALREADY\_INITIALIZED (0x04)", when initialization is called when the driver is already initialized.

Definition at line 158 of file CDD I2c.h.

#### 6.3.3.5 I2C\_E\_INVALID\_BUFFER\_SIZE

#define I2C\_E\_INVALID\_BUFFER\_SIZE

Number of bytes is exceeded, if a limit exists for the channel.

The I2C Driver module shall report the development error "I2C\_E\_INVALID\_BUFFER\_SIZE (0x05)", when I2c $\leftarrow$  \_SyncTransmit or I2c\_AsyncTransmit are called with a number of bytes that exceed the maximum number of bytes supported for that channel.

Definition at line 169 of file CDD\_I2c.h.

NXP Semiconductors

## 6.3.3.6 I2C\_UNINIT

#define I2C\_UNINIT

I2C driver states.

The state I2C\_UNINIT means that the I2C module has not been initialized yet and cannot be used.

Definition at line 178 of file CDD\_I2c.h.

## 6.3.3.7 I2C\_INIT

#define I2C\_INIT

I2C driver states.

The I2C\_INIT state indicates that the I2C driver has been initialized, making each available channel ready for service.

Definition at line 187 of file CDD\_I2c.h.

## 6.3.3.8 I2C\_E\_PARAM\_CONFIG

#define I2C\_E\_PARAM\_CONFIG

API service called with wrong assigned resource.

The I2C Driver module shall report the development error "I2C\_E\_PARAM\_CONFIG (0x06)" when the core ID of the currently executing core does not match with the partition id stored in the configuration.

Definition at line 197 of file CDD\_I2c.h.

### 6.3.3.9 I2C\_E\_INIT\_FAILED

#define I2C\_E\_INIT\_FAILED

API service called with invalid init configuration pointer.

The I2C Driver module shall report the development error "I2C\_E\_INIT\_FAILED (0x06)", when API Service is called with invalid init configuration pointer.

Definition at line 207 of file CDD\_I2c.h.

## $6.3.3.10 \quad I2C\_START\_SEC\_VAR\_INIT\_8$

```
#define I2C_START_SEC_VAR_INIT_8
```

I2c\_h\_REF\_1 MISRA 2012 Required Rule 19.15, Repeated include file I2c\_h\_REF\_3 MISRA 2012 Advisory Rule 19.1, only preprocessor statements and comments before '#include'

Definition at line 251 of file CDD\_I2c.h.

## 6.3.4 Types Reference

### 6.3.4.1 I2c\_HwUnitType

```
typedef uint8 I2c_HwUnitType
```

This gives the numeric ID (hardware number) of an I2C hw Unit.

Definition at line 169 of file I2c\_Types.h.

### 6.3.4.2 I2c\_PartCoreType

```
typedef uint8 I2c_PartCoreType
```

This gives the numeric ID (paritition number) of an I2C hw Unit.

Definition at line 175 of file I2c\_Types.h.

## 6.3.4.3 I2c\_AddressType

```
typedef uint16 I2c_AddressType
```

Type Address Value of Device and its register value.

Definition at line 183 of file I2c Types.h.

#### 6.3.4.4 I2c DataType

```
typedef uint8 I2c_DataType
```

Type Data to be sent or received.

Definition at line 191 of file I2c\_Types.h.

### 6.3.5 Enum Reference

## 6.3.5.1 I2c\_ApiFunctionIdType

enum I2c\_ApiFunctionIdType

API functions service IDs.

Service IDs of the I2C API.

NXP Semiconductors 113

#### Enumerator

I2C_INIT_ID	I2c_Init() ID.
I2C_DEINIT_ID	I2c_DeInit() ID.
I2C_SYNCTRANSMIT_ID	I2c_SyncTransmit() ID.
I2C_ASYNCTRANSMIT_ID	I2c_AsyncTransmit() ID.
I2C_GETSTATUS_ID	I2c_GetStatus() ID.
I2C_PREPARESLAVEBUFFER_ID	I2c_PrepareSlaveBuffer() ID.
I2C_STARTLISTENING_ID	I2c_StartListening() ID.
I2C_GETVERSIONINFO_ID	I2c_GetVersionInfo() ID.

Definition at line 107 of file I2c\_Types.h.

## 6.3.5.2 I2c\_StatusType

enum I2c\_StatusType

Definition for different state and errors of Operation Status.

## Enumerator

I2C_CH_IDLE	Status Indication I2C channel is idle.
I2C_CH_SEND	Status Indication send operation is ongoing.
I2C_CH_RECEIVE	Status Indication receiving operation is ongoing.
I2C_CH_FINISHED	Status Indication operation is finished.
I2C_CH_ERROR_PRESENT	Status Indication an error is present.

Definition at line 126 of file I2c\_Types.h.

## 6.3.5.3 I2c\_AsynchronousMethodType

enum I2c\_AsynchronousMethodType

Asynchronous method used.

#### Enumerator

I2C_INTERRUPT_MODE	Asynchronous Mechanism using interrupts.
I2C_DMA_MODE	Asynchronous Mechanism using DMA.

Definition at line 141 of file I2c\_Types.h.

## ${\bf 6.3.5.4} \quad {\bf I2c\_MasterSlaveModeType}$

```
enum I2c_MasterSlaveModeType
```

Definition of the master/slave mode of an I2C hw unit.

Definition at line 150 of file I2c\_Types.h.

## 6.3.6 Function Reference

## 6.3.6.1 I2c\_Init()

Initializes the I2C module.

This function performs software initialization of I2C driver:

- Maps logical channels to hardware channels
- Initializes all channels
- Sets driver state machine to I2C\_INIT.

## Parameters

in	p Config	Pointer to I2C driver configuration set.
----	----------	--

Returns

 $\operatorname{void}$ 

Note

Service ID: 0x00.

Synchronous, non re-entrant function.

### 6.3.6.2 I2c\_DeInit()

```
void I2c_DeInit (
     void )
```

DeInitializes the I2C module.

This function performs software de initialization of I2C modules to reset values. The service influences only the peripherals, which are allocated by static configuration and the runtime configuration set passed by the previous call of I2c\_Init() The driver needs to be initialized before calling I2c\_DeInit(). Otherwise, the function I2c\_DeInit shall raise the development error I2C\_E\_UNINIT and leave the desired de initialization functionality without any action.

#### Parameters

in	noid	
T11	UUIU	

#### Returns

void

#### Note

Service ID: 0x01.

Synchronous, non re-entrant function.

## 6.3.6.3 I2c\_SyncTransmit()

Sends or receives an I2C message blocking.

Sends the slave address and based on the direction of the message it sends or receives data by using a blocking mechanism.

#### Parameters

in	u8Channel	I2C channel to be addressed.
in	pRequestPtr	Pointer to data information to be used

#### Returns

Std\_ReturnType.

#### Return values

E_NOT_OK	If the I2C Channel is not valid or I2C driver is not initialized or pRequestPtr is NULL or I2C Channel is in busy state.	
E_OK	$E\_OK$ Otherwise.	

#### Note

Service ID: 0x02.

Synchronous, non reentrant function.

## 6.3.6.4 I2c\_AsyncTransmit()

```
Std_ReturnType I2c_AsyncTransmit (
          uint8 Channel,
          const I2c_RequestType * RequestPtr )
```

Starts an asynchronous transmission on the I2C bus.

Sends the slave address and enables the interrupts that will send or receive data depending on the direction of the message.

## Parameters

ſ	in	u8Channel	I2C channel to be addressed.
Ī	in	pRequestPtr	Pointer to data information to be used

## Returns

 $Std\_ReturnType.$ 

## Return values

E_NOT_OK	If the I2C Channel is not valid or I2C driver is not initialized or pRequestPtr is NULL or I2C Channel is in busy state.
E_OK	Otherwise.

## Note

Service ID: 0x03.

Synchronous, non reentrant function.

## 6.3.6.5 I2c\_GetStatus()

Gets the status of an I2C channel.

Gets the status of an I2C channel and checks for errors.

#### Parameters

```
in u8Channel I2C channel to be addressed.
```

#### Returns

I2C\_StatusType.

#### Return values

I2C_CH_IDLE	If the I2C Channel is in default state.
I2C_CH_SEND	If the I2C Channel is busy sending data.
I2C_CH_RECEIVE	If the I2C Channel is busy receiving data.
I2C_CH_FINISHED	If the I2C Channel finished the last transmission (sending or receiving data) successfully with no errors.
I2C_CH_ERROR_PRESENT	If the I2C Channel encountered an error during the last transmission.

#### Note

Service ID: 0x04.

Synchronous, non re-entrant function.

## 6.3.6.6 I2c\_PrepareSlaveBuffer()

Prepare the RX or TX buffer for a slave channel.

Prepares a RX or TX buffer that will be used to receive data or send data when requested by the master.

## Parameters

in	Channel	I2C channel to be addressed.
in	NumberOfBytes	Maximum number of bytes to be sent or received.
in	DataBuffer	Pointer to data buffer

#### Returns

 $Std\_ReturnType.$ 

### Return values

$E\_NOT\_O$	If the I2C Channel is not valid or I2C driver is not initialized or DataBuffer is NULL or I2C	
	Channel is a master channel.	
E_O	_OK Otherwise.	

## Note

Service ID: 0x05.

Synchronous, non reentrant function.

## 6.3.6.7 I2c\_StartListening()

Makes a slave channel available for processing requests (addressings).

When called, the slave channel becomes available for starting incoming or outgoing transfers.

## Parameters

in	u8Channel	I2C channel to be addressed.

## Returns

 $Std\_ReturnType.$ 

#### Return values

$E\_NOT\_OK$	If the I2C Channel is not valid or I2C driver is not initialized or I2C Channel is a master channel.
$E\_OK$	Otherwise.

#### Note

Service ID: 0x06.

Synchronous, non reentrant function.

## 6.3.6.8 I2c\_GetVersionInfo()

Returns the version information of this module.

The version information includes:

```
Two bytes for the Vendor ID
Two bytes for the Module ID
One byte for the Instance ID
Three bytes version number. The numbering shall be vendor specific: it consists of:
The major, the minor and the patch version number of the module;
The AUTOSAR specification version number shall not be included. The AUTOSAR specification version number is checked during compile time and therefore not required in this API.
```

## Parameters

	in 011+	n Varaion Info	Pointer for storing the version information of this module.
-	III, Out	p versioninjo	romiter for storing the version information of this module.

#### Returns

void.

### Precondition

Preconditions as text description. Optional tag.

## Note

Service ID: 0x0A.

Synchronous, non re-entrant function.

## 6.3.6.9 I2c\_Ipw\_InitChannel()

Initialize a I2c channel.

I2c\_Ipw\_h\_REF\_2 Precautions shall be taken in order to prevent the contents of a header file being included twice.

This function initializes all hardware registers needed to start the I2c functionality on the selected channel.

#### Parameters

in	u8Channel	I2c channel to be initialized. pConfigPtr Configuration pointer containing hardware specific
		settings.

Returns

void.

## 6.3.6.10 I2c\_Ipw\_DeInitChannel()

De initialize a I2c channel.

This function de initializes the hardware registers of an I2c channel

#### Parameters

in	u8Channel	I2c channel to be de initialized. eChannelType The type of the channel (LPI2C or FlexIO).
----	-----------	---

Returns

void.

## 6.3.6.11 I2c\_Ipw\_SyncTransmit()

```
const I2c_RequestType * Request,
const I2c_HwUnitConfigType * HwConfigType )
```

Sends or receives an I2c message from the slave.

Generate (repeated) START and send the address of the slave to initiate a transmission.

#### Parameters

in	u8Channel	I2c channel to be addressed.
in	pRequestPtr	Pointer to the structure that contains the information necessary to begin the transmission: the address of the slave, high speed mode, expect NACK, number of bytes and the data buffer eChannelType The type of the channel (LPI2C or FlexIO).

#### Returns

Std\_ReturnType.

#### Return values

E_NOT_OK	In case of a time out situation only.
$E\_OK$	Otherwise.

## 6.3.6.12 I2c\_Ipw\_AsyncTransmit()

```
Std_ReturnType I2c_Ipw_AsyncTransmit (
          uint8 Channel,
          const I2c_RequestType * Request,
          const I2c_HwUnitConfigType * HwConfigType )
```

Starts sending or receiving an I2c message from the slave.

Generate (repeated) START and send the address of the slave to initiate a transmission.

#### Parameters

in	u8Channel	I2c channel to be addressed.
in	pRequestPtr	Pointer to the structure that contains the information necessary to begin the transmission:
		the address of the slave, high speed mode, expect NACK, number of bytes and the data
		buffer pHwConfigType Pointer to the configuration structure

### Returns

 $Std\_ReturnType.$ 

## Return values

$E\_NOT\_OK$	In case of a time out situation only.
$E\_OK$	Otherwise.

## 6.3.6.13 I2c\_Ipw\_PrepareSlaveBuffer()

Prepare the RX or TX buffer for a slave channel.

Prepares a RX or TX buffer that will be used to receive data or send data when requested by the master.

#### Parameters

in	u8Channel	I2c channel to be addressed.
in	u8NumberOfBytes	Maximum number of bytes.
in	pDataBuffer	Pointer to data buffer

## Returns

void

## 6.3.6.14 I2c\_Ipw\_GetStatus()

Gets the status of an I2c channel.

The function will check for error flags and return the status of a channel.

## Parameters

in	u8 Channel	I2c channel to be addressed. eChannelType The type of the channel (LPI2C or FlexIO).
----	------------	--

Returns

I2c\_StatusType.

#### Return values

I2C_CH_IDLE	In case the channel was just initialized and not request is pending.
I2C_CH_SEND	In case the channel is busy sending data.
I2C_CH_RECEIVE	In case the channel is busy receiving data.
I2C_CH_FINISHED	In case a transmission or reception of bytes has finished.
I2C_CH_ERROR_PRESENT	In case an error is present.

## 6.3.7 Variable Documentation

## 6.3.7.1 I2c\_Config\_VS\_0

```
const I2c_ConfigType I2c_Config_VS_0 [extern]
```

Export Post-Build configurations.

I2c\_h\_REF\_1 MISRA 2012 Required Rule 19.15, Repeated include file I2c\_h\_REF\_3 MISRA 2012 Advisory Rule 19.1, only preprocessor statements and comments before '#include'

## 6.3.7.2 I2c\_as8ChannelHardwareMap

```
sint8 I2c_as8ChannelHardwareMap[(4U)] [extern]
```

I2c\_h\_REF\_1 MISRA 2012 Required Rule 19.15, Repeated include file I2c\_h\_REF\_3 MISRA 2012 Advisory Rule 19.1, only preprocessor statements and comments before '#include' I2c\_h\_REF\_4 This is incorrectly reported by the PCLint tool.

## 6.3.7.3 I2c\_apDemCfg

```
const I2c_DemConfigType* I2c_apDemCfg[((uint8) 1U)] [extern]
```

I2c\_h\_REF\_4 This is incorrectly reported by the PCLint tool.

# 6.4 I2c Driver Configurations

## 6.4.1 Detailed Description

#### **Data Structures**

• struct I2c\_DemConfigType

DEM error reporting configuration. More...

#### Macros

```
• #define I2C_CONFIG_EXT

macro contains all PB configuration macros.
```

#define I2C\_PRECOMPILE\_SUPPORT

Precompile Support On.

• #define I2C HW MAX CONFIG

Total number of I2c channel configured.

• #define I2C\_HW\_MAX\_MODULES

Total number of available hardware I2C channels.

• #define I2C\_LPI2C\_MAX\_MODULES

Total number of available hardware LPI2C channels.

• #define I2C\_FLEXIO\_FIRST\_CHANNEL\_U8

This is the ID of the first FLEXIO channel.

• #define I2C DEV ERROR DETECT

Switches the Development Error Detection and Notification ON or OFF.

• #define I2C\_VERSION\_INFO\_ API

Support for version info API.

• #define I2C\_LPI2C\_1

Link I2c channels symbolic names with I2c channel IDs.

• #define I2C\_SPURIOUS\_CORE\_ID

spurious coreid.

• #define I2cConf\_I2cChannel\_I2cChannel\_0

Symbolic names for configured channels.

• #define I2C\_FLEXIO\_USED

FLEXIO Channel Used.

• #define I2C\_DISABLE\_DEM\_REPORT\_ERROR\_STATUS

Enable/Disable the API for reporting the Dem Error.

• #define I2C\_MULTICORE\_SUPPORT

Enable/Disable Multi Core Support.

• #define I2C\_DMA\_USED

DMA is used for at least one channel (STD\_ON/STD\_OFF)

• #define I2C\_TIMEOUT

TIMEOUT for sync transmissions.

• #define I2C\_EVENT\_RX\_FULL\_SLAVE

NXP Semiconductors 125

 $\it I2c\ slave\ rx\ buffer\ full.$ 

• #define I2C\_EVENT\_TX\_EMPTY\_SLAVE

I2c slave tx buffer empty.

I2c slave tx request.

I2c slave rx request.

• #define I2C EVENT STOP SLAVE

I2c slave stop transfer.

• #define I2C\_EVENT\_END\_TRANSFER\_MASTER

I2c master end transfer.

 $\bullet \ \ \# define \ I2C\_EVENT\_PIN\_LOW\_TIMEOUT\_MASTER$ 

I2c master pin low timeout.

• #define I2C EVENT DMA TRANSFER ERROR MASTER

I2c master dma transfer error event.

• #define I2C EVENT DMA TRANSFER ERROR SLAVE

I2c slave dma transfer error event.

• #define I2C\_MODULE\_CALLBACK(u8Event, u8Channel)

The callback configured by the user for i2c events.

• #define I2C CONF PB

Pre-Compile structure from CDD\_I2c\_Cfg.c file.

• #define I2C\_MAX\_CORE\_ID

Variable storing number of maximum partitions using in configuration.

• #define I2C\_UNINIT\_CORE

the value initialization un init for each core.

• #define I2C NULL PTR

the value initialization null pointer for each core.

• #define I2C\_HW\_MAP\_INIT

the value initialization Hardware Map.

### Enum Reference

• enum I2c\_DataDirectionType

Definition of the type of activation or procession mechanism of an I2C hw unit.

• enum I2c\_HwChannelType

Definition of the hardware channel type.

## **Function Reference**

• void (I2c Callback(uint8 u8Event, uint8 u8Channel))

The callback configured by the user for i2c events.

## 6.4.2 Data Structure Documentation

# ${\bf 6.4.2.1 \quad struct \ I2c\_DemConfigType}$

DEM error reporting configuration.

This structure contains information DEM error reporting

Definition at line 387 of file CDD I2c Cfg.h.

## 6.4.3 Macro Definition Documentation

## 6.4.3.1 I2C\_CONFIG\_EXT

#define I2C\_CONFIG\_EXT

macro contains all PB configuration macros.

Definition at line 142 of file CDD I2c Cfg.h.

## 6.4.3.2 I2C\_PRECOMPILE\_SUPPORT

#define I2C\_PRECOMPILE\_SUPPORT

Precompile Support On.

VARIANT-PRE-COMPILE: Only parameters with "Pre-compile time" configuration are allowed in this variant.

Definition at line 155 of file CDD\_I2c\_Cfg.h.

## 6.4.3.3 I2C\_HW\_MAX\_CONFIG

#define I2C\_HW\_MAX\_CONFIG

Total number of I2c channel configured.

Definition at line 160 of file CDD\_I2c\_Cfg.h.

NXP Semiconductors 127

## 6.4.3.4 I2C\_HW\_MAX\_MODULES

#define I2C\_HW\_MAX\_MODULES

Total number of available hardware I2C channels.

Definition at line 166 of file CDD\_I2c\_Cfg.h.

## 6.4.3.5 I2C\_LPI2C\_MAX\_MODULES

#define I2C\_LPI2C\_MAX\_MODULES

Total number of available hardware LPI2C channels.

Definition at line 171 of file CDD\_I2c\_Cfg.h.

## 6.4.3.6 I2C\_FLEXIO\_FIRST\_CHANNEL\_U8

#define I2C\_FLEXIO\_FIRST\_CHANNEL\_U8

This is the ID of the first FLEXIO channel.

Definition at line 176 of file CDD\_I2c\_Cfg.h.

## ${\bf 6.4.3.7} \quad {\bf I2C\_DEV\_ERROR\_DETECT}$

#define I2C\_DEV\_ERROR\_DETECT

Switches the Development Error Detection and Notification ON or OFF.

Definition at line 181 of file CDD\_I2c\_Cfg.h.

## 6.4.3.8 I2C\_VERSION\_INFO\_API

#define I2C\_VERSION\_INFO\_API

Support for version info API.

Definition at line 186 of file CDD\_I2c\_Cfg.h.

## $\mathbf{6.4.3.9} \quad \mathbf{I2C\_LPI2C\_1}$

#define I2C\_LPI2C\_1

Link I2c channels symbolic names with I2c channel IDs.

Definition at line 193 of file CDD\_I2c\_Cfg.h.

## $6.4.3.10 \quad I2C\_SPURIOUS\_CORE\_ID$

#define I2C\_SPURIOUS\_CORE\_ID

spurious coreid.

Definition at line 202 of file CDD\_I2c\_Cfg.h.

## $6.4.3.11 \quad I2cConf\_I2cChannel\_I2cChannel\_0$

#define I2cConf\_I2cChannel\_I2cChannel\_0

Symbolic names for configured channels.

Definition at line 212 of file CDD\_I2c\_Cfg.h.

## $\bf 6.4.3.12 \quad I2C\_FLEXIO\_USED$

#define I2C\_FLEXIO\_USED

FLEXIO Channel Used.

Definition at line 223 of file CDD\_I2c\_Cfg.h.

## 6.4.3.13 I2C\_DISABLE\_DEM\_REPORT\_ERROR\_STATUS

#define I2C\_DISABLE\_DEM\_REPORT\_ERROR\_STATUS

Enable/Disable the API for reporting the Dem Error.

Definition at line 229 of file CDD\_I2c\_Cfg.h.

NXP Semiconductors 129

## 6.4.3.14 I2C\_MULTICORE\_SUPPORT

#define I2C\_MULTICORE\_SUPPORT

Enable/Disable Multi Core Support.

Definition at line 234 of file CDD\_I2c\_Cfg.h.

## 6.4.3.15 I2C\_DMA\_USED

#define I2C\_DMA\_USED

DMA is used for at least one channel (STD ON/STD OFF)

Definition at line 239 of file CDD\_I2c\_Cfg.h.

## 6.4.3.16 I2C\_TIMEOUT

#define I2C\_TIMEOUT

TIMEOUT for sync transmissions.

Definition at line 250 of file CDD\_I2c\_Cfg.h.

## ${\bf 6.4.3.17} \quad {\bf I2C\_EVENT\_RX\_FULL\_SLAVE}$

#define I2C\_EVENT\_RX\_FULL\_SLAVE

I2c slave rx buffer full.

Definition at line 257 of file CDD\_I2c\_Cfg.h.

## $6.4.3.18 \quad I2C\_EVENT\_TX\_EMPTY\_SLAVE$

#define I2C\_EVENT\_TX\_EMPTY\_SLAVE

I2c slave tx buffer empty.

Definition at line 262 of file CDD\_I2c\_Cfg.h.

# ${\bf 6.4.3.19} \quad {\bf I2C\_EVENT\_TX\_REQ\_SLAVE}$

#define I2C\_EVENT\_TX\_REQ\_SLAVE

I2c slave tx request.

Definition at line 267 of file CDD\_I2c\_Cfg.h.

## $6.4.3.20 \quad I2C\_EVENT\_RX\_REQ\_SLAVE$

#define I2C\_EVENT\_RX\_REQ\_SLAVE

I2c slave rx request.

Definition at line 272 of file CDD\_I2c\_Cfg.h.

## 6.4.3.21 I2C\_EVENT\_STOP\_SLAVE

#define I2C\_EVENT\_STOP\_SLAVE

I2c slave stop transfer.

Definition at line 277 of file CDD\_I2c\_Cfg.h.

## ${\bf 6.4.3.22} \quad {\bf I2C\_EVENT\_END\_TRANSFER\_MASTER}$

#define I2C\_EVENT\_END\_TRANSFER\_MASTER

I2c master end transfer.

Definition at line 282 of file CDD\_I2c\_Cfg.h.

## 6.4.3.23 I2C\_EVENT\_PIN\_LOW\_TIMEOUT\_MASTER

#define I2C\_EVENT\_PIN\_LOW\_TIMEOUT\_MASTER

I2c master pin low timeout.

Definition at line 287 of file CDD\_I2c\_Cfg.h.

NXP Semiconductors 131

## 6.4.3.24 I2C\_EVENT\_DMA\_TRANSFER\_ERROR\_MASTER

#define I2C\_EVENT\_DMA\_TRANSFER\_ERROR\_MASTER

I2c master dma transfer error event.

Definition at line 292 of file CDD\_I2c\_Cfg.h.

## ${\bf 6.4.3.25} \quad {\bf I2C\_EVENT\_DMA\_TRANSFER\_ERROR\_SLAVE}$

#define I2C\_EVENT\_DMA\_TRANSFER\_ERROR\_SLAVE

I2c slave dma transfer error event.

Definition at line 297 of file CDD\_I2c\_Cfg.h.

#### 6.4.3.26 I2C\_MODULE\_CALLBACK

The callback configured by the user for i2c events.

Definition at line 305 of file CDD\_I2c\_Cfg.h.

## 6.4.3.27 I2C\_CONF\_PB

```
#define I2C_CONF_PB
```

Pre-Compile structure from CDD\_I2c\_Cfg.c file.

Definition at line 329 of file CDD\_I2c\_Cfg.h.

## 6.4.3.28 I2C\_MAX\_CORE\_ID

```
#define I2C_MAX_CORE_ID
```

Variable storing number of maximum partitions using in configuration.

Definition at line 338 of file CDD\_I2c\_Cfg.h.

## $\mathbf{6.4.3.29} \quad \mathbf{I2C\_UNINIT\_CORE}$

#define I2C\_UNINIT\_CORE

the value initialization un init for each core.

Definition at line 343 of file CDD\_I2c\_Cfg.h.

## 6.4.3.30 I2C\_NULL\_PTR

#define I2C\_NULL\_PTR

the value initialization null pointer for each core.

Definition at line 349 of file CDD\_I2c\_Cfg.h.

## 6.4.3.31 I2C\_HW\_MAP\_INIT

#define I2C\_HW\_MAP\_INIT

the value initialization Hardware Map.

Definition at line 355 of file CDD\_I2c\_Cfg.h.

## 6.4.4 Enum Reference

# ${\bf 6.4.4.1} \quad {\bf I2c\_DataDirectionType}$

enum I2c\_DataDirectionType

Definition of the type of activation or procession mechanism of an I2C hw unit.

## Enumerator

I2C_SEND_DATA	Used to send data to a slave.
I2C_RECEIVE_DATA	Used to receive data from a slave.

Definition at line 364 of file CDD\_I2c\_Cfg.h.

NXP Semiconductors 133

# 6.4.4.2 I2c\_HwChannelType

```
enum I2c_HwChannelType
```

Definition of the hardware channel type.

#### Enumerator

I2C_LPI2C_CHANNEL	This is used for LPI2C channels.
I2C_FLEXIO_CHANNEL	This is used for FlexIO channels.

Definition at line 374 of file CDD\_I2c\_Cfg.h.

## 6.4.5 Function Reference

## 6.4.5.1 void()

The callback configured by the user for i2c events.

# 6.5 Flexio I2c Driver Configurations

## 6.5.1 Detailed Description

## Macros

- #define FLEXIO I2C IP ENABLE
  - FLEXIO Channel Used.
- #define FLEXIO\_I2C\_IP\_DEV\_ERROR\_DETECT
  - Error detection for IP layer.
- #define FLEXIO\_I2C\_IP\_EVENT\_ERROR\_DETECT
  - Error events of the i2c module enable/disabled.
- #define FLEXIO\_I2C\_IP\_DMA\_FEATURE\_AVAILABLE
  - Dma support enable/disabled.
- #define FLEXIO\_I2C\_IP\_DMA\_TRANSFER\_ERROR\_DETECT
  - Dma transfer error of the i2c module enable/disabled.
- #define FLEXIO\_I2C\_IP\_TIMEOUT\_TYPE
  - FLEXIO timeout type.
- #define FLEXIO\_I2C\_IP\_ENABLE\_USER\_MODE\_SUPPORT

Enable User Mode Support.

## 6.5.2 Macro Definition Documentation

## 6.5.2.1 FLEXIO\_I2C\_IP\_ENABLE

#define FLEXIO\_I2C\_IP\_ENABLE

FLEXIO Channel Used.

Definition at line 84 of file Flexio\_I2c\_Ip\_Cfg.h.

## 6.5.2.2 FLEXIO\_I2C\_IP\_DEV\_ERROR\_DETECT

#define FLEXIO\_I2C\_IP\_DEV\_ERROR\_DETECT

Error detection for IP layer.

Definition at line 97 of file Flexio\_I2c\_Ip\_Cfg.h.

NXP Semiconductors 135

# 6.5.2.3 FLEXIO\_I2C\_IP\_EVENT\_ERROR\_DETECT

#define FLEXIO\_I2C\_IP\_EVENT\_ERROR\_DETECT

Error events of the i2c module enable/disabled.

Definition at line 102 of file Flexio\_I2c\_Ip\_Cfg.h.

### 6.5.2.4 FLEXIO\_I2C\_IP\_DMA\_FEATURE\_AVAILABLE

#define FLEXIO\_I2C\_IP\_DMA\_FEATURE\_AVAILABLE

Dma support enable/disabled.

Definition at line 106 of file Flexio\_I2c\_Ip\_Cfg.h.

## 6.5.2.5 FLEXIO\_I2C\_IP\_DMA\_TRANSFER\_ERROR\_DETECT

#define FLEXIO\_I2C\_IP\_DMA\_TRANSFER\_ERROR\_DETECT

Dma transfer error of the i2c module enable/disabled.

Definition at line 111 of file Flexio\_I2c\_Ip\_Cfg.h.

## 6.5.2.6 FLEXIO\_I2C\_IP\_TIMEOUT\_TYPE

#define FLEXIO\_I2C\_IP\_TIMEOUT\_TYPE

FLEXIO timeout type.

Definition at line 116 of file Flexio\_I2c\_Ip\_Cfg.h.

## 6.5.2.7 FLEXIO\_I2C\_IP\_ENABLE\_USER\_MODE\_SUPPORT

#define FLEXIO\_I2C\_IP\_ENABLE\_USER\_MODE\_SUPPORT

Enable User Mode Support.

Definition at line 120 of file Flexio I2c Ip Cfg.h.

# 6.6 Lpi2c Driver Configurations

## 6.6.1 Detailed Description

#### Macros

- #define LPI2C\_IP\_DEV\_ERROR\_DETECT Error detection for IP layer.
- #define LPI2C\_IP\_EVENT\_ERROR\_DETECT

  Error events of the i2c module enable/disabled.
- #define LPI2C\_IP\_DMA\_TRANSFER\_ERROR\_DETECT

Dma transfer error of the i2c module enable/disabled.

- #define LPI2C\_IP\_DMA\_FEATURE\_AVAILABLE
  - $Dma\ support\ enable/disabled.$
- #define I2C\_TIMEOUT\_TYPE

LPI2C timeout type.

• #define LPI2C\_IP\_ENABLE\_USER\_MODE\_SUPPORT

Enable User Mode Support.

## 6.6.2 Macro Definition Documentation

## 6.6.2.1 LPI2C\_IP\_DEV\_ERROR\_DETECT

#define LPI2C\_IP\_DEV\_ERROR\_DETECT

Error detection for IP layer.

Definition at line 107 of file Lpi2c Ip Cfg.h.

## 6.6.2.2 LPI2C\_IP\_EVENT\_ERROR\_DETECT

#define LPI2C\_IP\_EVENT\_ERROR\_DETECT

Error events of the i2c module enable/disabled.

Definition at line 112 of file Lpi2c\_Ip\_Cfg.h.

## 6.6.2.3 LPI2C\_IP\_DMA\_TRANSFER\_ERROR\_DETECT

#define LPI2C\_IP\_DMA\_TRANSFER\_ERROR\_DETECT

Dma transfer error of the i2c module enable/disabled.

Definition at line 117 of file Lpi2c\_Ip\_Cfg.h.

## 6.6.2.4 LPI2C\_IP\_DMA\_FEATURE\_AVAILABLE

#define LPI2C\_IP\_DMA\_FEATURE\_AVAILABLE

Dma support enable/disabled.

Definition at line 123 of file Lpi2c\_Ip\_Cfg.h.

## 6.6.2.5 I2C\_TIMEOUT\_TYPE

#define I2C\_TIMEOUT\_TYPE

LPI2C timeout type.

Definition at line 128 of file Lpi2c\_Ip\_Cfg.h.

# $6.6.2.6 \quad LPI2C\_IP\_ENABLE\_USER\_MODE\_SUPPORT$

#define LPI2C\_IP\_ENABLE\_USER\_MODE\_SUPPORT

Enable User Mode Support.

Definition at line 133 of file Lpi2c\_Ip\_Cfg.h.

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2022 NXP B.V.

