

# User Manual

for S32K1 MCU Driver

Document Number: UM2MCUASR4.4 Rev0000R1.0.1 Rev. 1.0

<b>1 Revision History</b>	<b>2</b>
<b>2 Introduction</b>	<b>3</b>
2.1 Supported Derivatives . . . . .	3
2.2 Overview . . . . .	4
2.3 About This Manual . . . . .	5
2.4 Acronyms and Definitions . . . . .	6
2.5 Reference List . . . . .	6
<b>3 Driver</b>	<b>7</b>
3.1 Requirements . . . . .	7
3.2 Driver Design Summary . . . . .	7
3.3 Hardware Resources . . . . .	8
3.4 Deviations from Requirements . . . . .	8
3.4.1 Status Column Description . . . . .	8
3.4.2 Mcu Requirements Deviations . . . . .	8
3.5 Driver Limitations . . . . .	9
3.6 Driver usage and configuration tips . . . . .	10
3.6.1 MCU Clock Management . . . . .	10
3.6.2 MCU Mode Management . . . . .	10
3.6.3 MCU RAM Configuration . . . . .	10
3.7 Runtime errors . . . . .	10
3.8 Symbolic Names Disclaimer . . . . .	11
<b>4 Tresos Configuration Plug-in</b>	<b>12</b>
4.1 Module Mcu . . . . .	17
4.2 Container McuGeneralConfiguration . . . . .	18
4.3 Parameter McuDevErrorDetect . . . . .	18
4.4 Parameter McuVersionInfoApi . . . . .	19
4.5 Parameter McuGetRamStateApi . . . . .	19
4.6 Parameter McuInitClock . . . . .	19
4.7 Parameter McuNoPll . . . . .	20
4.8 Parameter McuEnterLowPowerMode . . . . .	20
4.9 Parameter McuTimeout . . . . .	21
4.10 Parameter McuEnableUserModeSupport . . . . .	22
4.11 Parameter McuPerformResetApi . . . . .	22
4.12 Parameter McuCalloutBeforePerformReset . . . . .	23
4.13 Parameter McuVeryLowPowerStopAbortNotification . . . . .	23
4.14 Parameter McuPerformResetCallout . . . . .	24
4.15 Parameter McuCmuNotification . . . . .	24
4.16 Parameter McuCmuErrorIsrUsed . . . . .	25

4.17 Parameter McuErrorIsrNotification . . . . .	25
4.18 Parameter McuDisableRcmInit . . . . .	26
4.19 Parameter McuDisablePmcInit . . . . .	26
4.20 Parameter McuDisableSmcInit . . . . .	27
4.21 Parameter McuEnableModeChangeNotification . . . . .	27
4.22 Parameter McuTimeoutMethod . . . . .	28
4.23 Reference McuEcucPartitionRef . . . . .	29
4.24 Container McuDebugConfiguration . . . . .	29
4.25 Parameter McuDisableDemReportErrorStatus . . . . .	30
4.26 Parameter McuGetMidrStructureApi . . . . .	30
4.27 Parameter McuDisableCmuApi . . . . .	31
4.28 Parameter McuEnablePeripheralCMU . . . . .	31
4.29 Parameter McuSRAMRetentionConfigApi . . . . .	31
4.30 Parameter McuGetClockFrequencyApi . . . . .	32
4.31 Parameter McuGetPowerModeStatetApi . . . . .	32
4.32 Container McuPublishedInformation . . . . .	33
4.33 Container McuResetReasonConf . . . . .	33
4.34 Parameter McuResetReason . . . . .	34
4.35 Container CommonPublishedInformation . . . . .	34
4.36 Parameter ArReleaseMajorVersion . . . . .	35
4.37 Parameter ArReleaseMinorVersion . . . . .	35
4.38 Parameter ArReleaseRevisionVersion . . . . .	35
4.39 Parameter ModuleId . . . . .	36
4.40 Parameter SwMajorVersion . . . . .	36
4.41 Parameter SwMinorVersion . . . . .	37
4.42 Parameter SwPatchVersion . . . . .	37
4.43 Parameter VendorApiInfix . . . . .	38
4.44 Parameter VendorId . . . . .	39
4.45 Container McuModuleConfiguration . . . . .	39
4.46 Parameter McuNumberOfMcuModes . . . . .	40
4.47 Parameter McuRamSectors . . . . .	40
4.48 Parameter McuResetSetting . . . . .	41
4.49 Parameter McuRTC_CLKINFrequencyHz . . . . .	41
4.50 Parameter McuTCLK0_REF_CLKFrequencyHz . . . . .	42
4.51 Parameter McuTCLK1_REF_CLKFrequencyHz . . . . .	42
4.52 Parameter McuTCLK2_REF_CLKFrequencyHz . . . . .	43
4.53 Parameter McuClockSrcFailureNotification . . . . .	43
4.54 Container McuAllowedModes . . . . .	44
4.55 Parameter McuAllowHighSpeedRunMode . . . . .	44
4.56 Parameter McuAllowVeryLowPowerModes . . . . .	45

4.57 Container McuClockSettingConfig . . . . .	45
4.58 Parameter McuClockSettingId . . . . .	46
4.59 Parameter McuSysClockUnderMcuControl . . . . .	47
4.60 Parameter McuScgClkOutSelect . . . . .	47
4.61 Container McuRunClockConfig . . . . .	48
4.62 Parameter McuPreDivSystemClockFrequency . . . . .	48
4.63 Parameter McuCoreClockFrequency . . . . .	49
4.64 Parameter McuSystemClockFrequency . . . . .	50
4.65 Parameter McuBusClockFrequency . . . . .	50
4.66 Parameter McuFlashClockFrequency . . . . .	51
4.67 Parameter McuSystemClockSwitch . . . . .	51
4.68 Parameter McuCoreClockDivider . . . . .	52
4.69 Parameter McuBusClockDivider . . . . .	53
4.70 Parameter McuSlowClockDivider . . . . .	53
4.71 Parameter McuScgClkOutFrequency . . . . .	54
4.72 Container McuVlprClockConfig . . . . .	54
4.73 Parameter McuPreDivSystemClockFrequency . . . . .	55
4.74 Parameter McuCoreClockFrequency . . . . .	56
4.75 Parameter McuSystemClockFrequency . . . . .	56
4.76 Parameter McuBusClockFrequency . . . . .	57
4.77 Parameter McuFlashClockFrequency . . . . .	57
4.78 Parameter McuSystemClockSwitch . . . . .	58
4.79 Parameter McuCoreClockDivider . . . . .	59
4.80 Parameter McuBusClockDivider . . . . .	59
4.81 Parameter McuSlowClockDivider . . . . .	60
4.82 Parameter McuScgClkOutFrequency . . . . .	60
4.83 Container McuHsrunkClockConfig . . . . .	61
4.84 Parameter McuPreDivSystemClockFrequency . . . . .	61
4.85 Parameter McuCoreClockFrequency . . . . .	62
4.86 Parameter McuSystemClockFrequency . . . . .	62
4.87 Parameter McuBusClockFrequency . . . . .	63
4.88 Parameter McuFlashClockFrequency . . . . .	64
4.89 Parameter McuSystemClockSwitch . . . . .	64
4.90 Parameter McuCoreClockDivider . . . . .	65
4.91 Parameter McuBusClockDivider . . . . .	65
4.92 Parameter McuSlowClockDivider . . . . .	66
4.93 Parameter McuScgClkOutFrequency . . . . .	67
4.94 Container McuSystemOSCClockConfig . . . . .	67
4.95 Parameter McuSOSCUnderMcuControl . . . . .	67
4.96 Parameter McuSOSCFrequency . . . . .	68

4.97 Parameter McuSOSCDiv2Frequency . . . . .	69
4.98 Parameter McuSOSCDiv1Frequency . . . . .	69
4.99 Parameter McuSOSCEnable . . . . .	70
4.100 Parameter McuSOSCClockMonitorResetEnable . . . . .	70
4.101 Parameter McuSOSCClockMonitorEnable . . . . .	71
4.102 Parameter McuSOSCDiv2 . . . . .	72
4.103 Parameter McuSOSCDiv1 . . . . .	72
4.104 Parameter McuSOSCRangeSelect . . . . .	73
4.105 Parameter McuSOSCHighGainOscillatorSelect . . . . .	74
4.106 Parameter McuSOSCEXternalReferenceSelect . . . . .	74
4.107 Container McuSIRCClockConfig . . . . .	75
4.108 Parameter McuSIRCUnderMcuControl . . . . .	75
4.109 Parameter McuSIRCFrequency . . . . .	76
4.110 Parameter McuSIRCDiv2Frequency . . . . .	76
4.111 Parameter McuSIRCDiv1Frequency . . . . .	77
4.112 Parameter McuSIRCEnable . . . . .	77
4.113 Parameter McuSIRCLowPowerEnable . . . . .	79
4.114 Parameter McuSIRCStopEnable . . . . .	79
4.115 Parameter McuSIRCDiv2 . . . . .	80
4.116 Parameter McuSIRCDiv1 . . . . .	81
4.117 Parameter McuSIRCRangeSelect . . . . .	81
4.118 Container McuFIRCClockConfig . . . . .	82
4.119 Parameter McuFIRCUnderMcuControl . . . . .	82
4.120 Parameter McuFIRCFrequency . . . . .	83
4.121 Parameter McuFIRCDiv2Frequency . . . . .	83
4.122 Parameter McuFIRCDiv1Frequency . . . . .	84
4.123 Parameter McuFIRCEnable . . . . .	85
4.124 Parameter McuFIRCRegulatorEnable . . . . .	85
4.125 Parameter McuFIRCDiv2 . . . . .	86
4.126 Parameter McuFIRCDiv1 . . . . .	86
4.127 Parameter McuFIRCRangeSelect . . . . .	87
4.128 Container McuSystemPll . . . . .	88
4.129 Parameter McuSystemPllUnderMcuControl . . . . .	88
4.130 Parameter McuSPLLFrequency . . . . .	89
4.131 Parameter McuSPLLDiv2Frequency . . . . .	89
4.132 Parameter McuSPLLDiv1Frequency . . . . .	90
4.133 Parameter McuSPLLEnable . . . . .	90
4.134 Parameter McuSPLLClockMonitorResetEnable . . . . .	91
4.135 Parameter McuSPLLClockMonitorEnable . . . . .	91
4.136 Parameter McuSPLLDiv2 . . . . .	92

4.137 Parameter McuSPLLDiv1 . . . . .	93
4.138 Parameter McuSPLLInputClkPreDivider . . . . .	93
4.139 Parameter McuSPLLReferenceFrequency . . . . .	94
4.140 Parameter McuSPLLInputFrequency . . . . .	94
4.141 Parameter McuSPLLMultiplier . . . . .	95
4.142 Parameter McuSPLLSelectSourceClock . . . . .	96
4.143 Container McuSIMClockConfig . . . . .	96
4.144 Parameter McuSIMUnderMcuControl . . . . .	97
4.145 Parameter McuEIMClockGatingEnable . . . . .	97
4.146 Parameter McuERMClockGatingEnable . . . . .	98
4.147 Parameter McuDMAClockGatingEnable . . . . .	98
4.148 Parameter McuMPUClockGatingEnable . . . . .	99
4.149 Parameter McuMSCMClockGatingEnable . . . . .	99
4.150 Parameter McuGPIOClockGatingEnable . . . . .	100
4.151 Container McuSimChipConfiguration . . . . .	100
4.152 Parameter McuDebugTraceDividerEnable . . . . .	101
4.153 Parameter McuTRACECLKDivider . . . . .	101
4.154 Parameter McuTRACECLKFraction . . . . .	102
4.155 Parameter McuTRACECLKSelect . . . . .	103
4.156 Parameter McuCLKOUTEnable . . . . .	103
4.157 Parameter McuCLKOUTDivider . . . . .	104
4.158 Parameter McuCLKOUTSelect . . . . .	104
4.159 Container McuSimLpoConfiguration . . . . .	105
4.160 Parameter McuRTCClkSelect . . . . .	106
4.161 Parameter McuLPOClkSelect . . . . .	106
4.162 Parameter McuLPO_32KClockEnable . . . . .	107
4.163 Parameter McuLPO_1KClockEnable . . . . .	107
4.164 Container McuSimFtmConfiguration . . . . .	108
4.165 Parameter McuFTM3ExternalClockPinSelect . . . . .	108
4.166 Parameter McuFTM2ExternalClockPinSelect . . . . .	109
4.167 Parameter McuFTM1ExternalClockPinSelect . . . . .	110
4.168 Parameter McuFTM0ExternalClockPinSelect . . . . .	111
4.169 Parameter McuFTM7ExternalClockPinSelect . . . . .	111
4.170 Parameter McuFTM6ExternalClockPinSelect . . . . .	112
4.171 Parameter McuFTM5ExternalClockPinSelect . . . . .	113
4.172 Parameter McuFTM4ExternalClockPinSelect . . . . .	113
4.173 Container McuClkMonitor . . . . .	114
4.174 Container McuClkMonitor_0 . . . . .	115
4.175 Parameter McuClockMonitorUnderMcuControl . . . . .	115
4.176 Parameter McuClkMonitorEn . . . . .	116

4.177 Parameter McuCmuName . . . . .	116
4.178 Parameter McuAsyncFHHInterruptEn . . . . .	117
4.179 Parameter McuAsyncFLLInterruptEn . . . . .	117
4.180 Container McuClkMonitor_1 . . . . .	118
4.181 Parameter McuClockMonitorUnderMcuControl . . . . .	118
4.182 Parameter McuClkMonitorEn . . . . .	119
4.183 Parameter McuCmuName . . . . .	119
4.184 Parameter McuSyncFHHInterruptEn . . . . .	120
4.185 Parameter McuSyncFLLInterruptEn . . . . .	120
4.186 Container McuPeripheralClockConfig . . . . .	121
4.187 Parameter McuPeripheralClockUnderMcuControl . . . . .	121
4.188 Parameter McuPerName . . . . .	122
4.189 Parameter McuPeripheralClockEnable . . . . .	122
4.190 Parameter McuPeripheralClockSelect . . . . .	123
4.191 Parameter McuPeripheralClockDivider . . . . .	124
4.192 Parameter McuPeripheralFractionalDivider . . . . .	124
4.193 Parameter McuPeripheralClockFrequency . . . . .	125
4.194 Container McuClockReferencePoint . . . . .	126
4.195 Parameter McuClockReferencePointFrequency . . . . .	126
4.196 Parameter McuClockFrequencySelect . . . . .	127
4.197 Container McuDemEventParameterRefs . . . . .	127
4.198 Reference MCU_E_TIMEOUT_FAILURE . . . . .	128
4.199 Reference MCU_E_CLOCK_FAILURE . . . . .	128
4.200 Reference MCU_E_SWITCHMODE_FAILURE . . . . .	129
4.201 Container McuModeSettingConf . . . . .	129
4.202 Parameter McuMode . . . . .	130
4.203 Parameter McuPowerMode . . . . .	130
4.204 Parameter McuEnableSleepOnExit . . . . .	131
4.205 Container McuRamSectorSettingConf . . . . .	131
4.206 Parameter McuRamSectorId . . . . .	132
4.207 Parameter McuRamDefaultValue . . . . .	132
4.208 Parameter McuRamSectionBaseAddress . . . . .	133
4.209 Parameter McuRamSectionSize . . . . .	133
4.210 Parameter McuRamSectionWriteSize . . . . .	134
4.211 Parameter McuRamSectionBaseAddrLinkerSym . . . . .	134
4.212 Parameter McuRamSectionSizeLinkerSym . . . . .	135
4.213 Container McuInterruptEvents . . . . .	136
4.214 Parameter McuVoltageErrorEvent . . . . .	136
4.215 Parameter McuAlternateResetEvent . . . . .	136
4.216 Container McuResetConfig . . . . .	137

4.217 Parameter McuResetPinFilterBusClockSelect . . . . .	137
4.218 Parameter McuResetPinFilterInStopMode . . . . .	138
4.219 Parameter McuResetPinFilterInRunAndWait . . . . .	139
4.220 Container McuSystemInterruptEnable . . . . .	139
4.221 Parameter McuResetDelayTime . . . . .	140
4.222 Parameter McuStopAcknowledgeErrorInterrupt . . . . .	140
4.223 Parameter McuMDMAPSystemResetInterrupt . . . . .	141
4.224 Parameter McuSoftwareInterrupt . . . . .	142
4.225 Parameter McuCoreLockupInterrupt . . . . .	142
4.226 Parameter McuJTAGResetInterrupt . . . . .	143
4.227 Parameter McuGlobalInterrupt . . . . .	143
4.228 Parameter McuExternalResetPinInterrupt . . . . .	144
4.229 Parameter McuWatchdogInterrupt . . . . .	144
4.230 Parameter McuCMULossOfClockResetInterrupt . . . . .	145
4.231 Parameter McuLossOfLockInterrupt . . . . .	145
4.232 Parameter McuLossOfClockInterrupt . . . . .	146
4.233 Container McuPowerControl . . . . .	146
4.234 Parameter McuLowVoltageDetectInterruptEnable . . . . .	146
4.235 Parameter McuLowVoltageDetectResetEnable . . . . .	147
4.236 Parameter McuLowVoltageWarningInterruptEnable . . . . .	148
4.237 Parameter McuLPODisable . . . . .	148
4.238 Parameter McuClockBiasDisable . . . . .	149
4.239 Parameter McuLowPowerBiasEnable . . . . .	150
<b>5 Module Index</b>	<b>151</b>
5.1 Software Specification . . . . .	151
<b>6 Module Documentation</b>	<b>152</b>
6.1 Clock Ip Driver . . . . .	152
6.1.1 Detailed Description . . . . .	152
6.1.2 Data Structure Documentation . . . . .	154
6.1.3 Types Reference . . . . .	160
6.1.4 Enum Reference . . . . .	161
6.1.5 Function Reference . . . . .	165
6.2 Mcu Driver . . . . .	171
6.2.1 Detailed Description . . . . .	171
6.2.2 Data Structure Documentation . . . . .	172
6.2.3 Macro Definition Documentation . . . . .	173
6.2.4 Types Reference . . . . .	173
6.2.5 Function Reference . . . . .	174
6.3 Power Ip Driver . . . . .	179



6.3.1 Detailed Description . . . . .	179
6.3.2 Data Structure Documentation . . . . .	180
6.3.3 Types Reference . . . . .	181
6.3.4 Enum Reference . . . . .	182
6.3.5 Function Reference . . . . .	183
6.4 Ram Ip Driver . . . . .	187
6.4.1 Detailed Description . . . . .	187
6.4.2 Data Structure Documentation . . . . .	187
6.4.3 Types Reference . . . . .	188
6.4.4 Enum Reference . . . . .	189
6.4.5 Function Reference . . . . .	189



## Chapter 1

### Revision History

Revision	Date	Author	Description
1.0	24.02.2022	NXP RTD Team	Prepared for release RTD S32K1 Version 1.0.1

## Chapter 2

### Introduction

- [Supported Derivatives](#)
- [Overview](#)
- [About This Manual](#)
- [Acronyms and Definitions](#)
- [Reference List](#)

This User Manual describes NXP Semiconductors' AUTOSAR Mcu Driver for S32K1XX.

AUTOSAR Mcu Driver configuration parameters description can be found in the Tressos Configuration Plugin section. Deviations from the specification are described in the [Deviations from Requirements](#) section.

AUTOSAR Mcu driver requirements and APIs are described in the Mcu Driver Software Specification Document (version 4.4.0).

### 2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32k116\_qfn32
- s32k116\_lqfp48
- s32k118\_lqfp48
- s32k118\_lqfp64
- s32k142\_lqfp48
- s32k142\_lqfp64
- s32k142\_lqfp100
- s32k142w\_lqfp48

- s32k142w\_lqfp64
- s32k144\_lqfp48
- s32k144\_lqfp64
- s32k144\_lqfp100
- s32k144\_mapbga100
- s32k144w\_lqfp48
- s32k144w\_lqfp64
- s32k146\_lqfp64
- s32k146\_lqfp100
- s32k146\_mapbga100
- s32k146\_lqfp144
- s32k148\_lqfp100
- s32k148\_mapbga100
- s32k148\_lqfp144
- s32k148\_lqfp176

All of the above microcontroller devices are collectively named as S32K1.

## 2.2 Overview

**AUTOSAR (AUTomotive Open System ARchitecture)** is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

## 2.3 About This Manual

This Technical Reference employs the following typographical conventions:

- **Boldface** style: Used for important terms, notes and warnings.
- *Italic* style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

## 2.4 Acronyms and Definitions

Term	Definition
API	Application Programming Interface
ASM	Assembler
BSMI	Basic Software Make file Interface
CAN	Controller Area Network
C/CPP	C and C++ Source Code
CS	Chip Select
CTU	Cross Trigger Unit
DEM	Diagnostic Event Manager
DET	Development Error Tracer
DMA	Direct Memory Access
ECU	Electronic Control Unit
FIFO	First In First Out
LSB	Least Significant Bit
MCU	Micro Controller Unit
MIDE	Multi Integrated Development Environment
MSB	Most Significant Bit
N/A	Not Applicable
RAM	Random Access Memory
SIU	Systems Integration Unit
SWS	Software Specification
VLE	Variable Length Encoding
XML	Extensible Markup Language

## 2.5 Reference List

#	Title	Version
1	Specification of Mcu Driver	AUTOSAR Release 4.4.0
2	S32K1xx Reference Manual	S32K1xx Series Reference Manual, Rev. 14, 09/2021
3	S32K1xx Data Sheet	S32K1xx Data Sheet, Rev. 14, 08/2021
4	S32K116 Errata Document	S32K116_0N96V Rev. 22/OCT/2021
5	S32K118 Errata Document	S32K118_0N97V Rev. 22/OCT/2021
6	S32K142 Errata Document	S32K142_0N33V Rev. 22/OCT/2021
7	S32K144 Errata Document	S32K144_0N57U Rev. 22/OCT/2021
8	S32K144W Errata Document	S32K144W_0P64A Rev. 22/OCT/2021
9	S32K146 Errata Document	S32K146_0N73V Rev. 22/OCT/2021
10	S32K148 Errata Document	S32K148_0N20V Rev. 22/OCT/2021

## Chapter 3

### Driver

- [Requirements](#)
- [Driver Design Summary](#)
- [Hardware Resources](#)
- [Deviations from Requirements](#)
- [Driver Limitations](#)
- [Driver usage and configuration tips](#)
- [Runtime errors](#)
- [Symbolic Names Disclaimer](#)

### 3.1 Requirements

Requirements for this driver are detailed in the AUTOSAR CP 4.4.0 Mcu Driver Software Specification document (See Table [Reference List](#))

### 3.2 Driver Design Summary

The Mcu Driver controls the CLOCK, POWER and RAM modules of the S32K1XX device. It provides the following features:

- Configuration and initialization of the CLOCK.
- Configuration and initialization of the POWER.
- Configuration and initialization of the RAM.

### 3.3 Hardware Resources

The Mcu Driver consists of:

1. Clock IPs (FIRC,SIRC,SOSC,SPLL,SIM,PCC,SCG)
2. Power IPs (CMU,PCC,PMC,RCM,SCG,SMC)
3. Ram IPs (PRAMC)

### 3.4 Deviations from Requirements

The driver deviates from the AUTOSAR Mcu Driver Software Specification in some places.

The table [Mcu Requirements Deviations](#) identifies the AUTOSAR requirements that are not fully implemented, implemented differently, or out of scope for the Mcu Driver.

The table [Status Column Description](#) provides the "Status" column description.

#### 3.4.1 Status Column Description

**Table 3.1 Status Column Description Areas**

Term	Definition
N/S	Not In Scope
N/I	Not Implemented
N/F	Not Fully Implemented

#### 3.4.2 Mcu Requirements Deviations

**Table 3.3 Mcu Requirements Deviations**

Requirement	Status	Description	Notes
SWS_Mcu_00053	N/S	If clock failure notification is enabled in the configuration set and a clock source failure error occurs, the error code MCU_E_CLOCK_FAILURE shall be reported. (See also SWS_Mcu_00051).	DEMs cannot be reported in I↔SR contexts. For the clock failure case the error MCU_E_IS↔R_CLOCK_FAILURE was defined and if the error notification is configured by the application the CMU interrupt will report it.



Requirement	Status	Description	Notes
SWS_Mcu_00056	N/S	The function Mcu_DistributeClock shall return without affecting the MCU hardware if the PLL clock has been automatically activated by the MCU hardware. ( BSW12336)	The function Mcu_DistributeClock will change the Mcu hardware. The clock switching to PLL is not completed by Mcu_InitClock.
SWS_Mcu_00245	N/S	If the register can affect several hardware modules and if it is not an I/O register, it shall be initialised by this MCU driver. ( BSW12125, BSW12461)	There is a separate plug-in that will cover shared ip's.
SWS_Mcu_00257	N/S	Fail criteria for MCU_E_CLOCK_FAILURE: a clock source failure occurs	For the clock failure case the error MCU_E_ISR_CLOCK_FAILURE was defined and if the error notification is configured by the application the CMU interrupt will report it.
SWS_Mcu_00258	N/S	Pass criteria for MCU_E_CLOCK_FAILURE: no clock source failure occurs	For the clock failure case the error MCU_E_ISR_CLOCK_FAILURE was defined and if the error notification is configured by the application the CMU interrupt will report it.
SWS_Mcu_00259	N/S	DRAFT: The MCU Driver module shall reject configurations with partition mappings which are not supported by the implementation.	Based on ticket AAI-462, this requirement is not applicable.
SWS_Mcu_CONSTR_00001	N/S	DRAFT: The module will operate as an independent instance in each of the partitions, means the called API will only target the partition it is called in.	Based on ticket AAI-462, this requirement is not applicable.

### 3.5 Driver Limitations

- Can't disable FIRC clock.
- The notifications did not support in IPL.
- Errata e011063 SMC: An asynchronous wakeup event during VLPS mode entry may result in possible system hang scenario ( exist only on S32K14x).
- Errata e011114 and e050383( exist on S32K144w) SMC: invalid data might be fetched while accessing Flash in VLP modes.
- The power mode change notification function will not work without a previously initialized Clock driver. If done otherwise the system clock will not be updated correctly when power mode is changed.

## 3.6 Driver usage and configuration tips

### 3.6.1 MCU Clock Management

- For reconfiguring the PLLs using `Mcu_InitClock` and `Mcu_DistributePllClock` the peripherals that are clocked using the PLL that needs to be reconfigured should be turned OFF using `Mcu_SetMode` to transition in a mode where that peripheral is OFF.
- For bypassing the configuration of a clock source during `Mcu_InitClock`, the "[source] under MCU control" checkbox should be unchecked. This will generate smaller configurations that will be updated faster and more efficiently. In addition, if the application is configuring some clocks in advance, the `UnderMcuControl` should be unchecked so the MCU driver does not overwrite the initial settings.
- When the clock tree is initialized before the MCU driver is used. e.g The bootloader or user code initializes the clock tree. After that the control is passed to AUTOSAR software, the MCU is used to configure the ECU and clock again. The following sequence is required to successfully and safely re-configure the clock tree.
- System clock frequency selected must adhere to the same clock divider ratios shown in Clocking use case examples of Reference Manual.
- If you want to use peripheral module, you must enable clock gate corresponding to the module in `McuPeripheralClockConfig` container.

1. `Mcu_Init`
2. `Mcu_InitClock` (This function is only called in Run mode.)
3. If the PLL is used as a clock source, call `Mcu_GetPllStatus` until it returns `MCU_PLL_LOCKED` and call `Mcu_DistributePllClock`.
4. `Mcu_SetMode`

### 3.6.2 MCU Mode Management

- NA

### 3.6.3 MCU RAM Configuration

- NA

## 3.7 Runtime errors

The driver generates the following DET errors at runtime.

**Table 3.4 Default Errors (reported by DET)**

Function	Error Code	Condition triggering the error
Mcu_Init	MCU_E_INIT_FAILED	Invalid configuration pointer.
Mcu_InitClock	MCU_E_PARAM_CLOCK	Invalid input parameter.
Mcu_SetMode	MCU_E_PARAM_MODE	Invalid input parameter.
Mcu_InitRamSection	MCU_E_PARAM_RAMSECTION	Invalid input parameter or invalid memory configuration.
Mcu_DistributePllClock	MCU_E_PLL_NOT_LOCKED	One of the used PLL's failed to achieve lock
All functions, except Mcu_Init and Mcu_GetVersionInfo	MCU_E_UNINIT	The driver is in an uninitialized state.
Mcu_GetMidrStructure	MCU_E_PARAM_POINTER	Invalid input parameter.
Mcu_GetVersionInfo	MCU_E_PARAM_POINTER	Invalid input parameter.
Mcu_Init	MCU_E_ALREADY_INITIALIZED	The driver is already initialized.
Mcu_DisableCmu	MCU_E_CMU_INDEX_OUT_OF_RANGE	Invalid input parameter.

The driver generates the following DEM errors at runtime.

**Table 3.6 Default Errors (reported by DEM)**

Function	Error Code	Condition triggering the error
Mcu_GetResetReason	Mcu_E_TimeoutFailure	Reset flags could not be cleared.
Mcu_GetResetRawValue	Mcu_E_TimeoutFailure	Reset flags could not be cleared.
Mcu_SetMode	Mcu_E_TimeoutFailure	The MC_ME or LPU mode transition failed.
Mcu_Init	Mcu_E_TimeoutFailure	The MC_ME mode transition failed.
Mcu_InitClock	Mcu_E_TimeoutFailure	The MC_ME mode transition failed.
Mcu_DisableCmu	Mcu_E_TimeoutFailure	Disable CMU failed.
Mcu_GetRamState	Mcu_E_TimeoutFailure	Get RAM state failed.

## 3.8 Symbolic Names Disclaimer

All containers having symbolicNameValue set to TRUE in the AUTOSAR schema will generate defines like:

```
#define <Mip>Conf_<Container_ShortName>_<Container_ID>
```

For this reason it is forbidden to duplicate the names of such containers across the RTD configurations or to use names that may trigger other compile issues (e.g. match existing `#ifdefs` arguments).

## Chapter 4

### Tresos Configuration Plug-in

This chapter describes the Tresos configuration plug-in for the driver. All the parameters are described below.

- Module [Mcu](#)
  - Container [McuGeneralConfiguration](#)
    - \* Parameter [McuDevErrorDetect](#)
    - \* Parameter [McuVersionInfoApi](#)
    - \* Parameter [McuGetRamStateApi](#)
    - \* Parameter [McuInitClock](#)
    - \* Parameter [McuNoPll](#)
    - \* Parameter [McuEnterLowPowerMode](#)
    - \* Parameter [McuTimeout](#)
    - \* Parameter [McuEnableUserModeSupport](#)
    - \* Parameter [McuPerformResetApi](#)
    - \* Parameter [McuCalloutBeforePerformReset](#)
    - \* Parameter [McuVeryLowPowerStopAbortNotification](#)
    - \* Parameter [McuPerformResetCallout](#)
    - \* Parameter [McuCmuNotification](#)
    - \* Parameter [McuCmuErrorIsrUsed](#)
    - \* Parameter [McuErrorIsrNotification](#)
    - \* Parameter [McuDisableRcmInit](#)
    - \* Parameter [McuDisablePmcInit](#)
    - \* Parameter [McuDisableSmcInit](#)
    - \* Parameter [McuEnableModeChangeNotification](#)
    - \* Parameter [McuTimeoutMethod](#)
    - \* Reference [McuEcucPartitionRef](#)
  - Container [McuDebugConfiguration](#)
    - \* Parameter [McuDisableDemReportErrorStatus](#)
    - \* Parameter [McuGetMidrStructureApi](#)
    - \* Parameter [McuDisableCmuApi](#)
    - \* Parameter [McuEnablePeripheralCMU](#)
    - \* Parameter [McuSRAMRetentionConfigApi](#)
    - \* Parameter [McuGetClockFrequencyApi](#)

- \* Parameter [McuGetPowerModeStatetApi](#)
- Container [McuPublishedInformation](#)
  - \* Container [McuResetReasonConf](#)
    - Parameter [McuResetReason](#)
- Container [CommonPublishedInformation](#)
  - \* Parameter [ArReleaseMajorVersion](#)
  - \* Parameter [ArReleaseMinorVersion](#)
  - \* Parameter [ArReleaseRevisionVersion](#)
  - \* Parameter [ModuleId](#)
  - \* Parameter [SwMajorVersion](#)
  - \* Parameter [SwMinorVersion](#)
  - \* Parameter [SwPatchVersion](#)
  - \* Parameter [VendorApiInfix](#)
  - \* Parameter [VendorId](#)
- Container [McuModuleConfiguration](#)
  - \* Parameter [McuNumberOfMcuModes](#)
  - \* Parameter [McuRamSectors](#)
  - \* Parameter [McuResetSetting](#)
  - \* Parameter [McuRTC\\_CLKINFrequencyHz](#)
  - \* Parameter [McuTCLK0\\_REF\\_CLKFrequencyHz](#)
  - \* Parameter [McuTCLK1\\_REF\\_CLKFrequencyHz](#)
  - \* Parameter [McuTCLK2\\_REF\\_CLKFrequencyHz](#)
  - \* Parameter [McuClockSrcFailureNotification](#)
  - \* Container [McuAllowedModes](#)
    - Parameter [McuAllowHighSpeedRunMode](#)
    - Parameter [McuAllowVeryLowPowerModes](#)
  - \* Container [McuClockSettingConfig](#)
    - Parameter [McuClockSettingId](#)
    - Parameter [McuSysClockUnderMcuControl](#)
    - Parameter [McuScgClkOutSelect](#)
    - Container [McuRunClockConfig](#)
      - Parameter [McuPreDivSystemClockFrequency](#)
      - Parameter [McuCoreClockFrequency](#)
      - Parameter [McuSystemClockFrequency](#)
      - Parameter [McuBusClockFrequency](#)
      - Parameter [McuFlashClockFrequency](#)
      - Parameter [McuSystemClockSwitch](#)
      - Parameter [McuCoreClockDivider](#)
      - Parameter [McuBusClockDivider](#)
      - Parameter [McuSlowClockDivider](#)
      - Parameter [McuScgClkOutFrequency](#)
    - Container [McuVlprClockConfig](#)
      - Parameter [McuPreDivSystemClockFrequency](#)
      - Parameter [McuCoreClockFrequency](#)
      - Parameter [McuSystemClockFrequency](#)
      - Parameter [McuBusClockFrequency](#)

- Parameter [McuFlashClockFrequency](#)
- Parameter [McuSystemClockSwitch](#)
- Parameter [McuCoreClockDivider](#)
- Parameter [McuBusClockDivider](#)
- Parameter [McuSlowClockDivider](#)
- Parameter [McuScgClkOutFrequency](#)
- Container [McuHsruntimeClockConfig](#)
- Parameter [McuPreDivSystemClockFrequency](#)
- Parameter [McuCoreClockFrequency](#)
- Parameter [McuSystemClockFrequency](#)
- Parameter [McuBusClockFrequency](#)
- Parameter [McuFlashClockFrequency](#)
- Parameter [McuSystemClockSwitch](#)
- Parameter [McuCoreClockDivider](#)
- Parameter [McuBusClockDivider](#)
- Parameter [McuSlowClockDivider](#)
- Parameter [McuScgClkOutFrequency](#)
- Container [McuSystemOSCClockConfig](#)
- Parameter [McuSOSCUnderMcuControl](#)
- Parameter [McuSOSCFrequency](#)
- Parameter [McuSOSCDiv2Frequency](#)
- Parameter [McuSOSCDiv1Frequency](#)
- Parameter [McuSOSCEnable](#)
- Parameter [McuSOSCClockMonitorResetEnable](#)
- Parameter [McuSOSCClockMonitorEnable](#)
- Parameter [McuSOSCDiv2](#)
- Parameter [McuSOSCDiv1](#)
- Parameter [McuSOSCRangeSelect](#)
- Parameter [McuSOSCHighGainOscillatorSelect](#)
- Parameter [McuSOSCEXternalReferenceSelect](#)
- Container [McuSIRCClockConfig](#)
- Parameter [McuSIRCUnderMcuControl](#)
- Parameter [McuSIRCFrequency](#)
- Parameter [McuSIRCDiv2Frequency](#)
- Parameter [McuSIRCDiv1Frequency](#)
- Parameter [McuSIRCEnable](#)
- Parameter [McuSIRCLowPowerEnable](#)
- Parameter [McuSIRCStopEnable](#)
- Parameter [McuSIRCDiv2](#)
- Parameter [McuSIRCDiv1](#)
- Parameter [McuSIRCRangeSelect](#)
- Container [McuFIRCClockConfig](#)
- Parameter [McuFIRCUnderMcuControl](#)
- Parameter [McuFIRCFrequency](#)
- Parameter [McuFIRCDiv2Frequency](#)
- Parameter [McuFIRCDiv1Frequency](#)
- Parameter [McuFIRCEnable](#)

- Parameter [McuFIRRegulatorEnable](#)
- Parameter [McuFIRCDiv2](#)
- Parameter [McuFIRCDiv1](#)
- Parameter [McuFIRCRangeSelect](#)
- Container [McuSystemPll](#)
- Parameter [McuSystemPllUnderMcuControl](#)
- Parameter [McuSPLLFrequency](#)
- Parameter [McuSPLLDiv2Frequency](#)
- Parameter [McuSPLLDiv1Frequency](#)
- Parameter [McuSPLLEnable](#)
- Parameter [McuSPLLClockMonitorResetEnable](#)
- Parameter [McuSPLLClockMonitorEnable](#)
- Parameter [McuSPLLDiv2](#)
- Parameter [McuSPLLDiv1](#)
- Parameter [McuSPLLInputClkPreDivider](#)
- Parameter [McuSPLLReferenceFrequency](#)
- Parameter [McuSPLLInputFrequency](#)
- Parameter [McuSPLLMultiplier](#)
- Parameter [McuSPLLSelectSourceClock](#)
- Container [McuSIMClockConfig](#)
- Parameter [McuSIMUnderMcuControl](#)
- Parameter [McuEIMClockGatingEnable](#)
- Parameter [McuERMClockGatingEnable](#)
- Parameter [McuDMAClockGatingEnable](#)
- Parameter [McuMPUClockGatingEnable](#)
- Parameter [McuMSCMClockGatingEnable](#)
- Parameter [McuGPiOClockGatingEnable](#)
- Container [McuSimChipConfiguration](#)
- Parameter [McuDebugTraceDividerEnable](#)
- Parameter [McuTRACECLKDivider](#)
- Parameter [McuTRACECLKFraction](#)
- Parameter [McuTRACECLKSelect](#)
- Parameter [McuCLKOUTEnable](#)
- Parameter [McuCLKOUTDivider](#)
- Parameter [McuCLKOUTSelect](#)
- Container [McuSimLpoConfiguration](#)
- Parameter [McuRTCClkSelect](#)
- Parameter [McuLPOClkSelect](#)
- Parameter [McuLPO\\_32KClockEnable](#)
- Parameter [McuLPO\\_1KClockEnable](#)
- Container [McuSimFtmConfiguration](#)
- Parameter [McuFTM3ExternalClockPinSelect](#)
- Parameter [McuFTM2ExternalClockPinSelect](#)
- Parameter [McuFTM1ExternalClockPinSelect](#)
- Parameter [McuFTM0ExternalClockPinSelect](#)
- Parameter [McuFTM7ExternalClockPinSelect](#)
- Parameter [McuFTM6ExternalClockPinSelect](#)

- Parameter [McuFTM5ExternalClockPinSelect](#)
- Parameter [McuFTM4ExternalClockPinSelect](#)
- Container [McuClkMonitor](#)
- Container [McuClkMonitor\\_0](#)
- Parameter [McuClockMonitorUnderMcuControl](#)
- Parameter [McuClkMonitorEn](#)
- Parameter [McuCmuName](#)
- Parameter [McuAsyncFHHInterruptEn](#)
- Parameter [McuAsyncFLLInterruptEn](#)
- Container [McuClkMonitor\\_1](#)
- Parameter [McuClockMonitorUnderMcuControl](#)
- Parameter [McuClkMonitorEn](#)
- Parameter [McuCmuName](#)
- Parameter [McuSyncFHHInterruptEn](#)
- Parameter [McuSyncFLLInterruptEn](#)
- Container [McuPeripheralClockConfig](#)
- Parameter [McuPeripheralClockUnderMcuControl](#)
- Parameter [McuPerName](#)
- Parameter [McuPeripheralClockEnable](#)
- Parameter [McuPeripheralClockSelect](#)
- Parameter [McuPeripheralClockDivider](#)
- Parameter [McuPeripheralFractionalDivider](#)
- Parameter [McuPeripheralClockFrequency](#)
- Container [McuClockReferencePoint](#)
- Parameter [McuClockReferencePointFrequency](#)
- Parameter [McuClockFrequencySelect](#)
- \* Container [McuDemEventParameterRefs](#)
  - Reference [MCU\\_E\\_TIMEOUT\\_FAILURE](#)
  - Reference [MCU\\_E\\_CLOCK\\_FAILURE](#)
  - Reference [MCU\\_E\\_SWITCHMODE\\_FAILURE](#)
- \* Container [McuModeSettingConf](#)
  - Parameter [McuMode](#)
  - Parameter [McuPowerMode](#)
  - Parameter [McuEnableSleepOnExit](#)
- \* Container [McuRamSectorSettingConf](#)
  - Parameter [McuRamSectorId](#)
  - Parameter [McuRamDefaultValue](#)
  - Parameter [McuRamSectionBaseAddress](#)
  - Parameter [McuRamSectionSize](#)
  - Parameter [McuRamSectionWriteSize](#)
  - Parameter [McuRamSectionBaseAddrLinkerSym](#)
  - Parameter [McuRamSectionSizeLinkerSym](#)
- \* Container [McuInterruptEvents](#)
  - Parameter [McuVoltageErrorEvent](#)
  - Parameter [McuAlternateResetEvent](#)
- \* Container [McuResetConfig](#)
  - Parameter [McuResetPinFilterBusClockSelect](#)



- Parameter [McuResetPinFilterInStopMode](#)
- Parameter [McuResetPinFilterInRunAndWait](#)
- Container [McuSystemInterruptEnable](#)
- Parameter [McuResetDelayTime](#)
- Parameter [McuStopAcknowledgeErrorInterrupt](#)
- Parameter [McuMDMAPSystemResetInterrupt](#)
- Parameter [McuSoftwareInterrupt](#)
- Parameter [McuCoreLockupInterrupt](#)
- Parameter [McuJTAGResetInterrupt](#)
- Parameter [McuGlobalInterrupt](#)
- Parameter [McuExternalResetPinInterrupt](#)
- Parameter [McuWatchdogInterrupt](#)
- Parameter [McuCMULossOfClockResetInterrupt](#)
- Parameter [McuLossOfLockInterrupt](#)
- Parameter [McuLossOfClockInterrupt](#)
- \* Container [McuPowerControl](#)
  - Parameter [McuLowVoltageDetectInterruptEnable](#)
  - Parameter [McuLowVoltageDetectResetEnable](#)
  - Parameter [McuLowVoltageWarningInterruptEnable](#)
  - Parameter [McuLPODisable](#)
  - Parameter [McuClockBiasDisable](#)
  - Parameter [McuLowPowerBiasEnable](#)

## 4.1 Module Mcu

Configuration of the MicroController Unit (MCU) module.

Included containers:

- [McuGeneralConfiguration](#)
- [McuDebugConfiguration](#)
- [McuPublishedInformation](#)
- [CommonPublishedInformation](#)
- [McuModuleConfiguration](#)

Property	Value
type	ECUC-MODULE-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantSupport	true
supportedConfigVariants	VARIANT-POST-BUILD, VARIANT-PRE-COMPILE

## 4.2 Container McuGeneralConfiguration

This container contains the general configuration for the MCU driver.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.3 Parameter McuDevErrorDetect

Pre-processor switch for enabling the default error detection and reporting to the DET.

The switch McuDevErrorDetect shall switch the Default Error Tracer (Det) detection and notification ON or OFF.

The detection of default errors is configurable (ON/OFF) at precompile time.

#define MCU\_DEV\_ERROR\_DETECT (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.4 Parameter McuVersionInfoApi

Pre-processor switch to enable/disable the API to read out the modules version information.

#define MCU\_VERSION\_INFO\_API (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
default Value	false

## 4.5 Parameter McuGetRamStateApi

Pre-processor switch to enable/disable the API Mcu\_GetRamState.

#define MCU\_GET\_RAM\_STATE\_API (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
default Value	false

## 4.6 Parameter McuInitClock

If this parameter is set to FALSE, the clock initialization has to be disabled from the MCU driver. This concept

applies when there are some write once clock registers and a bootloader is present. If this parameter is set to TRUE, the MCU driver is responsible of the clock initialization

#define MCU\_INIT\_CLOCK (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	true

## 4.7 Parameter McuNoPll

This parameter shall be set True, if the H/W does not have a PLL or the PLL circuitry is enabled after the power on without S/W intervention. In this case MCU\_DistributePllClock has to be disabled and MCU\_GetPllStatus has to return MCU\_PLL\_STATUS\_UNDEFINED. Otherwise this parameters has to be set False.

#define MCU\_NO\_PLL (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	true

## 4.8 Parameter McuEnterLowPowerMode

If this parameter has been configured to 'TRUE', the function 'Mcu\_SetMode()' shall not be impacted and behave as specified.

If this parameter has been configured to 'FALSE', the function 'Mcu\_SetMode()' shall not perform the transition to any low power modes as are 'STOP' or 'HALT' or any other mode, where the core stops execution.

#define MCU\_ENTER\_LOW\_POWER\_MODE (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	true

## 4.9 Parameter McuTimeout

This parameter represents the maximum number of loops for blocking functionality.

The maximum time needed for a MC\_ME transition from DRUN to DRUN with keeping PLL running is 3 ms.

Please take this into consideration when choosing the value for this parameter.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	50000
max	4294967295
min	0

## 4.10 Parameter McuEnableUserModeSupport

When this parameter is enabled, the MDL module will adapt to run from User Mode, with the following measures:

- a) using 'call trusted function' stubs for all internal function calls that access registers requiring supervisor mode.
- b) other module specific measures

for more information, please see chapter 5.7 User Mode Support in IM

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.11 Parameter McuPerformResetApi

Pre-processor switch to enable/disable the use the Mcu\_PerformReset() API.

OFF - Mcu\_PerformReset() API is not used.

ON - Mcu\_PerformReset() API is used.

#define MCU\_PERFORM\_RESET\_API (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.12 Parameter McuCalloutBeforePerformReset

Check this if you want a callout function, called by MCU right before Mcu\_PerformReset().

This parameter is available for configuration only if "McuPerformResetApi" is ON.

#define MCU\_RESET\_CALLOUT\_USED (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.13 Parameter McuVeryLowPowerStopAbortNotification

Function name of callout. This function will be called when entering VLPS is aborted.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	NULL_PTR

## 4.14 Parameter McuPerformResetCallout

Function name of callout.

The field is editable only if "McuCalloutBeforePerformReset" is ON.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
default Value	NULL_PTR

## 4.15 Parameter McuCmuNotification

Function pointer to callback function.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
default Value	NULL_PTR



## 4.16 Parameter McuCmuErrorIsrUsed

Check this if clock source failure notifications are enabled (i.e. McuModuleConfiguration/McuClockSrcFailureNotification = 'ENABLED').

#define MCU\_CMU\_ERROR\_ISR\_USED (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: PRE-COMPILE
default Value	false

## 4.17 Parameter McuErrorIsrNotification

Function name of callout. This function will be called by the error ISR.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: PRE-COMPILE
default Value	NULL_PTR

## 4.18 Parameter McuDisableRcmInit

To allow integration with non-Autosar Application Initialization so that settings done by AppInit will not to be done again by MCU driver.

If this parameter is set to TRUE, the Reset Control Module (RMC) initialization has to be disabled in the MCU driver.

If this parameter is set to FALSE, the MCU driver is responsible for the Reset Control Module (RMC) initialization.

#define POWER\_IP\_DISABLE\_RCM\_INIT (STD\_ON)/(STD\_OFF) will be generated in Power\_Ip\_Cfg\_Defines.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

## 4.19 Parameter McuDisablePmcInit

To allow integration with non-Autosar Application Initialization so that settings done by AppInit will not to be done again by MCU driver.

If this parameter is set to TRUE, the Power Management Controller (PMC) initialization has to be disabled in the MCU driver.

If this parameter is set to FALSE, the MCU driver is responsible for the Power Management Controller (PMC) initialization.

#define POWER\_IP\_DISABLE\_PMC\_INIT (STD\_ON)/(STD\_OFF) will be generated in Power\_Ip\_Cfg\_Defines.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

## 4.20 Parameter McuDisableSmcInit

To allow integration with non-Autosar Application Initialization so that settings done by AppInit will not to be done again by MCU driver.

If this parameter is set to TRUE, the System Mode Controller (SMC) initialization has to be disabled in the MCU driver.

If this parameter is set to FALSE, the MCU driver is responsible for the System Mode Controller (SMC) initialization.

#define POWER\_IP\_DISABLE\_SMC\_INIT (STD\_ON)/(STD\_OFF) will be generated in Power\_Ip\_Cfg\_Defines.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

## 4.21 Parameter McuEnableModeChangeNotification

If this parameter is set to TRUE, the Power Driver will send notifications to Clock driver when power mode is changed.

If this parameter is set to FALSE, the Power Driver will not send notifications to Clock driver when power mode is changed.

#define POWER\_MODE\_CHANGE\_NOTIFICATION (STD\_ON)/(STD\_OFF) will be generated in Power\_Ip\_Cfg\_Define file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

## 4.22 Parameter McuTimeoutMethod

McuTimeoutMethod

Configures the timeout method.

Based on this selection a certain timeout method from OsIf will be used in the driver.

Note: If OSIF\_COUNTER\_SYSTEM or OSIF\_COUNTER\_CUSTOM are selected make sure the corresponding timer is enabled in OsIf General configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	OSIF_COUNTER_DUMMY
literals	['OSIF_COUNTER_DUMMY', 'OSIF_COUNTER_SYSTEM', 'OSIF_COUNTER_CUSTOM']

## 4.23 Reference McuEcucPartitionRef

Maps the MCU driver to zero or multiple ECUC partitions to make the

modules API available in this partition.

Tags: atp.Status=draft

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	AUTOSAR_ECUC
lowerMultiplicity	0
upperMultiplicity	Infinite
postBuildVariantMultiplicity	true
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
requiresSymbolicNameValue	False
destination	/AUTOSAR/EcucDefs/EcuC/EcucPartitionCollection/EcucPartition

## 4.24 Container McuDebugConfiguration

This container contains option for non-ASR APIs used for debug or extra-implementation.

Note: Implementation Specific Parameter.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.25 Parameter McuDisableDemReportErrorStatus

Enable/Disable the API for reporting the Dem Error.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.26 Parameter McuGetMidrStructureApi

Enable/Disable the API for Mcu\_GetMidrStructure().

Get information from SIUL2 MIDRn registers.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.27 Parameter McuDisableCmuApi

Enable/Disable the API for disabling the clock monitoring unit.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.28 Parameter McuEnablePeripheralCMU

Enable/Disable Peripheral CMU for S32K11X

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.29 Parameter McuSRAMRetentionConfigApi

Enable/Disable the API for SRAM retention configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
default Value	false

### 4.30 Parameter McuGetClockFrequencyApi

Enable/Disable the API for Mcu\_GetClockFrequency().

Return the frequency of a given clock.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
default Value	false

### 4.31 Parameter McuGetPowerModeStatetApi

Enable/Disable the API for Get Power Mode state: Mcu\_GetPowerMode\_State().

Get information regarding current power mode, enabled clocks, etc (content of SMC\_PMSTART register).

Note: Implementation Specific Parameter.



Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
default Value	false

## 4.32 Container McuPublishedInformation

Container holding all MCU specific published information parameters.

Included subcontainers:

- [McuResetReasonConf](#)

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.33 Container McuResetReasonConf

This container contains the configuration for the different type of reset reason that can be retrieved from `Mcu_GetResetReason` Api.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF

Property	Value
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

#### 4.34 Parameter McuResetReason

The parameter represents the different type of reset that a Micro supports. This parameter is referenced by the parameter EcuMResetReason in the ECU State manager module.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	5
max	255
min	0

#### 4.35 Container CommonPublishedInformation

Common container, aggregated by all modules.

It contains published information about vendor and versions.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.36 Parameter ArReleaseMajorVersion

Major version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	4
max	4
min	4

## 4.37 Parameter ArReleaseMinorVersion

Minor version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	4
max	4
min	4

## 4.38 Parameter ArReleaseRevisionVersion

Revision version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	0
max	0
min	0

## 4.39 Parameter ModuleId

Module ID of this module from Module List.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	101
max	101
min	101

## 4.40 Parameter SwMajorVersion

Major version number of the vendor specific implementation of the module. The numbering is vendor specific.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	1
max	1
min	1

#### 4.41 Parameter SwMinorVersion

Minor version number of the vendor specific implementation of the module. The numbering is vendor specific.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	0
max	0
min	0

#### 4.42 Parameter SwPatchVersion

Patch level version number of the vendor specific implementation of the module. The numbering is vendor specific.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	1
max	1
min	1

#### 4.43 Parameter VendorApiInfix

In driver modules which can be instantiated several times on a single ECU, BSW00347 requires that the name of APIs is extended by the VendorId and a vendor specific name.

This parameter is used to specify the vendor specific name. In total, the Implementation specific name is generated as follows:

<ModuleName>\_\_>VendorId>\_\_<VendorApiInfix>.

E.g. assuming that the VendorId of the implementor is 123 and the implementer chose a VendorApiInfix of "v11r456" a api name

Can\_Write defined in the SWS will translate to Can\_123\_v11r456Write.

This parameter is mandatory for all modules with upper multiplicity >

1. It shall not be used for modules with upper multiplicity =1.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	1

## 4.44 Parameter VendorId

Vendor ID of the dedicated implementation of this module according to the AUTOSAR vendor list.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	43
max	43
min	43

## 4.45 Container McuModuleConfiguration

This container contains the configuration for the MCU driver.

Included subcontainers:

- [McuAllowedModes](#)
- [McuClockSettingConfig](#)
- [McuDemEventParameterRefs](#)
- [McuModeSettingConf](#)
- [McuRamSectorSettingConf](#)
- [McuInterruptEvents](#)
- [McuResetConfig](#)
- [McuPowerControl](#)

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	S32K11 MCU Driver

## 4.46 Parameter McuNumberOfMcuModes

This parameter shall represent the number of Modes available for the MCU (from "McuModeSettingConf" list).

CalculationFormula = Number of configured "McuModeSettingConf".

This parameter is not used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
default Value	1
max	255
min	1

## 4.47 Parameter McuRamSectors

This parameter shall represent the number of RAM sectors available for the MCU (from "McuRamSectorSettingConf" list).

CalculationFormula = Number of configured "McuRamSectorSettingConf".

This parameter is not used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
default Value	1
max	4294967295
min	0



## 4.48 Parameter McuResetSetting

This parameters applies to the function `Mcu_PerformReset()`, which performs a microcontroller reset using the hardware feature of the microcontroller.

Note: This parameter is not used by the current Implementation.

Software Reset occurs when `Mcu_PerformReset()` function is called.

This parameter is not used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	1
max	255
min	1

## 4.49 Parameter McuRTC\_CLKINFrequencyHz

RTC\_CLKIN Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD

Property	Value
defaultValue	32768.0
max	1000000.0
min	0.0

## 4.50 Parameter McuTCLK0\_REF\_CLKFrequencyHz

TCLK0\_REF\_CLK Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	32000.0
max	2.0E7
min	0.0

## 4.51 Parameter McuTCLK1\_REF\_CLKFrequencyHz

TCLK1\_REF\_CLK Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	32000.0
max	2.0E7
min	0.0

## 4.52 Parameter McuTCLK2\_REF\_CLKFrequencyHz

TCLK2\_REF\_CLK Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	32000.0
max	2.0E7
min	0.0

## 4.53 Parameter McuClockSrcFailureNotification

Enables/Disables clock failure notification.

In case this feature is not supported by HW the setting should be disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	DISABLED
literals	['ENABLED', 'DISABLED']

## 4.54 Container McuAllowedModes

Configures SMC\_PMPROT register. The PMPROT register can be written only once after any system reset.

If the MCU is configured for a disallowed or reserved power mode, the MCU remains in its current power mode.

For example, if the MCU is in normal RUN mode and AVLPR is 0, an attempt to enter VLPR mode using PMCTRL[RUNM] is blocked and PMCTRL[RUNM] remains 00b, indicating the MCU is still in Normal Run mode.

Note: Implementation specific Container.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.55 Parameter McuAllowHighSpeedRunMode

This is a write-once parameter

SMC\_PMPROT[AHSRUN] - Allow High Speed Run mode

Provided the appropriate control bits are set up in PMCTRL, this write-once field allows the MCU to enter High Speed Run mode (HSRUN).

0 - HSRUN is not allowed

1 - HSRUN is allowed

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	false

## 4.56 Parameter McuAllowVeryLowPowerModes

This is a write-once parameter

Provided the appropriate control bits are set up in PMCTRL, this write-once field allows the MCU to enter any very-low-power mode (VLPR, and VLPS).

0 - VLPR and VLPS are not allowed.

1 - VLPR and VLPS are allowed.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	false

## 4.57 Container McuClockSettingConfig

This container contains the configuration for the Clock settings of the MCU.

Included subcontainers:

- [McuRunClockConfig](#)
- [McuVlprClockConfig](#)
- [McuHsrClockConfig](#)
- [McuSystemOSCClockConfig](#)
- [McuSIRCClockConfig](#)
- [McuFIRCClockConfig](#)
- [McuSystemPll](#)
- [McuSIMClockConfig](#)
- [McuClkMonitor](#)
- [McuPeripheralClockConfig](#)
- [McuClockReferencePoint](#)

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

### 4.58 Parameter McuClockSettingId

The Id of this McuClockSettingConfig to be used as argument for the API call `Mcu_InitClock()`.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	0
max	255
min	0

## 4.59 Parameter McuSysClockUnderMcuControl

0 - System clock tree is NOT under mcu control.

1 - System clock is under mcu control.

If this is set to false, the MCU code will not configure the SCG\_xCCR register when Mcu\_InitClock is called

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.60 Parameter McuScgClkOutSelect

SCG\_CLKOUTCNFG[CLKOUTSEL] - SCG Clkout Select.

This register controls which SCG clock source is selected to be ported out to the CLKOUT pin.

0 - SCG SLOW Clock (FLASH\_CLK Clock).

1 - System OSC

2 - Slow IRC

3 - Fast IRC

6 - System PLL

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SLOW_CLK
literals	['SLOW_CLK', 'SOSC_CLK', 'SIRC_CLK', 'FIRC_CLK', 'SPLL_CLK']

## 4.61 Container McuRunClockConfig

This container configures the system clock source and the system clock dividers for the core, platform, external and bus clock domains when in Run mode only.

Note: Implementation specific Container.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.62 Parameter McuPreDivSystemClockFrequency

Run Core clock - Pre Divide System Clock Frequency.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: PREDIV\_SYS\_CLK is only available in S32K148.

Note: Implementation Specific Parameter.



Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	4.8E7
max	1.6E8
min	2000000.0

## 4.63 Parameter McuCoreClockFrequency

Run Core clock - Clocks the ARM core, divided by DIVCORE bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	4.8E7
max	8.0E7
min	125000.0

## 4.64 Parameter McuSystemClockFrequency

Run System clock - Clocks the Crossbar, NVIC, Flash controller, FTM and PDB,etc.

RUN\_SYS\_CLK can run up to CORE\_CLK.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8.0E7
max	8.0E7
min	125000.0

## 4.65 Parameter McuBusClockFrequency

Run Bus clock - BUS\_CLK Clocks the Peripherals, divided by DIVBUS bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A

Property	Value
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.0E7
max	4.8E7
min	7812.5

## 4.66 Parameter McuFlashClockFrequency

Run Flash clock - Clocks the flash module, divided by DIVSLOW bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Configuring RUN\_FLASH\_CLK to lower frequencies than 24MHz (S32K11X) and 20Mhz (S32K14xW) and 26.67MHz (S32K14X) adds wait states and no power saving. It is recommended to configure it as close to 24MHz or 20Mhz or 26.67MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2.0E7
max	2.6666666E7
min	15625.0

## 4.67 Parameter McuSystemClockSwitch

Run System Clock Select. Configure the SCG\_RCCR[SCS] register field.

The system clock is either:

## Tresos Configuration Plug-in

- System OSC (SCG\_RCCR[SCS]=1)
- Slow IRC (SCG\_RCCR[SCS]=2)
- Fast IRC (SCG\_RCCR[SCS]=3)
- System PLL (SCG\_RCCR[SCS]=6)

Value extracted from Resource: MCU.RunSystemClkSource.List

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['SOSC_CLK', 'SIRC_CLK', 'FIRC_CLK', 'SPLL_CLK']

## 4.68 Parameter McuCoreClockDivider

Configures the SCG\_RCCR[DIVCORE] bitfield

This parameter represents the core clock divider.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	16
min	1

## 4.69 Parameter McuBusClockDivider

Configures the SCG\_RCCR[DIVBUS] bitfield

This parameter represents the bus clock divider.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	16
min	1

## 4.70 Parameter McuSlowClockDivider

Configures the SCG\_RCCR[DIVSLOW] bitfield.

This parameter represents the flash clock divider.

Note: Configuring DIVSLOW to lower frequencies than supported flash frequencies mentioned in datasheet (fFLASH) adds wait states and no power saving. It is recommended to configure DIVSLOW as close to fFLASH.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	8
min	1

#### 4.71 Parameter McuScgClkOutFrequency

This is frequency of SCG clockout. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1000000.0
max	1.6E8
min	15625.0

#### 4.72 Container McuVlprClockConfig

Selects the clock source generating the system clock in VLPR mode.

The clock dividers cannot be changed while in VLPR mode.

They must be programmed prior to entering VLPR mode to guarantee

- the core/system and bus clocks are less than or equal to 4 MHz
- the flash memory clock is less than or equal to 1 MHz.

Note: Implementation specific Container.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.73 Parameter McuPreDivSystemClockFrequency

VLPR Core clock - Pre Divide System Clock Frequency.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: PREDIV\_SYS\_CLK is only available in S32K148.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	8000000.0
min	2000000.0

## 4.74 Parameter McuCoreClockFrequency

VLPR Core clock - Clocks the ARM core, divided by DIVCORE bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1000000.0
max	4000000.0
min	125000.0

## 4.75 Parameter McuSystemClockFrequency

VLPR System clock - Clocks the Crossbar, NVIC, Flash controller, FTM and PDB,etc.

VLPR\_SYS\_CLK can run up to CORE\_CLK.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A



Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4000000.0
max	4000000.0
min	125000.0

## 4.76 Parameter McuBusClockFrequency

VLPR Bus clock - BUS\_CLK Clocks the Peripherals, divided by DIVBUS bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4000000.0
max	4000000.0
min	7812.5

## 4.77 Parameter McuFlashClockFrequency

VLPR Flash clock - Clocks the flash module, divided by DIVSLOW bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Configuring VLPR\_FLASH\_CLK to lower frequencies than 1MHz (S32K14X and S32K11X) and 0.25MHz (S32K14xW) adds wait states and no power saving. It is recommended to configure it as close to 1MHz or 0.25MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1000000.0
max	1000000.0
min	15625.0

## 4.78 Parameter McuSystemClockSwitch

VLPR System Clock Select. Configure the SCG\_VCCR[SCS] register field.

The system clock is either:

- Slow IRC (SCG\_VCCR[SCS]=2)

Value extracted from Resource: MCU.VlprSystemClkSource.List

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SIRC_CLK
literals	['SIRC_CLK']

## 4.79 Parameter McuCoreClockDivider

Configures the SCG\_VCCR[DIVCORE] bitfield

This parameter represents the core clock divider.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	8
max	16
min	1

## 4.80 Parameter McuBusClockDivider

Configures the SCG\_VCCR[DIVBUS] bitfield

This parameter represents the bus clock divider.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	1
max	16
min	1

## 4.81 Parameter McuSlowClockDivider

Configures the SCG\_VCCR[DIVSLOW] bitfield.

This parameter represents the flash clock divider.

Note: Configuring DIVSLOW to lower frequencies than supported flash frequencies mentioned in datasheet (fFLASH) adds wait states and no power saving. It is recommended to configure DIVSLOW as close to fFLASH.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	4
max	8
min	1

## 4.82 Parameter McuScgClkOutFrequency

This is frequency of SCG clockout. It is given in Hz.

In VLPR mode, the FIRC, SOSC, SPLL clocks are disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1000000.0
max	1.6E8
min	0.0

## 4.83 Container McuHsruntimeClockConfig

This container configures the system clock source and the system clock dividers

for the core, platform, external and bus clock domains when in HSRUN mode only.

Note: Implementation specific Container.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.84 Parameter McuPreDivSystemClockFrequency

HSRUN System clock - Pre Divide System Clock Frequency.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: PREDIV\_SYS\_CLK is only available in S32K148.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.6E8
min	4.8E7

## 4.85 Parameter McuCoreClockFrequency

HSRUN Core clock - Clocks the ARM core, divided by DIVCORE bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.12E8
min	3000000.0

## 4.86 Parameter McuSystemClockFrequency

HSRUN System clock - Clocks the Crossbar, NVIC, Flash controller, FTM and PDB,etc.

HSRUN\_SYS\_CLK can run up to CORE\_CLK.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1.12E8
max	1.12E8
min	3000000.0

## 4.87 Parameter McuBusClockFrequency

HSRUN Bus clock - BUS\_CLK Clocks the Peripherals, divided by DIVBUS bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	5.6E7
max	5.6E7
min	187500.0

## 4.88 Parameter McuFlashClockFrequency

HSRUN Flash clock - Clocks the flash module, divided by DIVSLOW bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Configuring HSRUN\_FLASH\_CLK to lower frequencies than 28MHz adds wait states and no power saving. It is recommended to configure it as close to 28MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2.8E7
max	2.8E7
min	375000.0

## 4.89 Parameter McuSystemClockSwitch

HSRUN System Clock Select. Configure the SCG\_HCCR[SCS] register field.

The system clock is either:

- Fast IRC (SCG\_HCCR[SCS]=3)
- System PLL (SCG\_HCCR[SCS]=6)

Value extracted from Resource: MCU.HsruntimeSystemClkSource.List

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF



Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'SPLL_CLK']

## 4.90 Parameter McuCoreClockDivider

Configures the SCG\_HCCR[DIVCORE] bitfield

This parameter represents the core clock divider.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	16
min	1

## 4.91 Parameter McuBusClockDivider

Configures the SCG\_HCCR[DIVBUS] bitfield

This parameter represents the bus clock divider.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	16
min	1

## 4.92 Parameter McuSlowClockDivider

Configures the SCG\_HCCR[DIVSLOW] bitfield.

This parameter represents the flash clock divider.

Note: Configuring DIVSLOW to lower frequencies than supported flash frequencies mentioned in datasheet (fFLASH) adds wait states and no power saving. It is recommended to configure DIVSLOW as close to fFLASH.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	8
min	1

## 4.93 Parameter McuScgClkOutFrequency

This is frequency of SCG clockout. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1000000.0
max	1.6E8
min	375000.0

## 4.94 Container McuSystemOSCClockConfig

Configures System OSC registers.

Note: Implementation specific Container.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.95 Parameter McuSOSCUnderMcuControl

0 - System OSC is NOT under mcu control.

1 - System OSC is under mcu control.

If this is set to false, the MCU code will not configure the SOSC registers when Mcu\_InitClock is called

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	true

## 4.96 Parameter McuSOSCFrequency

This is the SOSC frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

If PLL is used, then oscillator needs to be in high range only, SCG\_SOSCCFG[RANGE] on 11 as used in reference clock.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	4.0E7
min	4000000.0

## 4.97 Parameter McuSOSCDiv2Frequency

This is the SOSC Divider 2 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 40 MHz or less in RUN/HSRUN mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	4.0E7
min	62500.0

## 4.98 Parameter McuSOSCDiv1Frequency

This is the SOSC Divider 1 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 40 MHz or less in RUN/HSRUN mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	4.0E7
min	62500.0

## 4.99 Parameter McuSOSCEnable

SCG\_SOSCCSR[SOSCEN] - System OSC Enable

0 - System OSC is disabled.

1 - System OSC is enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.100 Parameter McuSOSCClockMonitorResetEnable

SCG\_SOSCCSR[SOSCCMRE] - System OSC Clock Monitor Reset Enable

0 - Clock Monitor generates interrupt when error detected.

1 - Clock Monitor generates reset when error detected.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.101 Parameter McuSOSCClockMonitorEnable

SCG\_SOSCCSR[SOSCCM] - System OSC Clock Monitor

Enables the clock monitor, if the clock source is disabled in a low power mode then the clock monitor is also disabled in the low power mode. When the clock monitor is disabled in a low power mode, it remains disabled until the clock valid flag is set following exit from the low power mode.

0 - System OSC Clock Monitor is disabled.

1 - System OSC Clock Monitor is enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.102 Parameter McuSOSCDiv2

Configures SCG\_SOSCDIV[SOSCDIV2].

System OSC Clock Divide 2.

Clock divider 2 for System OSC. Used by bus clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	64
min	0

## 4.103 Parameter McuSOSCDiv1

Configures SCG\_SOSCDIV[SOSCDIV1]

System OSC Clock Divide 1.

Clock divider 1 for System OSC. Used to generate the system clock source and by platform clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1



Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	64
min	0

#### 4.104 Parameter McuSOSCRangeSelect

SCG\_SOSCCFG[RANGE] - System OSC Range Select

Selects the frequency range for the system crystal oscillator (OSC)

NOTE The following constraints are not checked by the xdm schema:

If PLL is used, then oscillator needs to be in high range only, SCG\_SOSCCFG[RANGE] on 11 as used in reference clock.

- Medium frequency range selected for the crystal oscillator of 4 MHz to 8 MHz.
- High frequency range selected for the crystal oscillator of 8 MHz to 40 MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	HIGH_FREQ_RANGE
literals	['MEDIUM_FREQ_RANGE', 'HIGH_FREQ_RANGE']

## 4.105 Parameter McuSOSCHighGainOscillatorSelect

SCG\_SOSCCFG[HGO] - High Gain Oscillator Select

Controls the crystal oscillator power mode of operations.

unchecked - Configure crystal oscillator for low-power operation

checked - Configure crystal oscillator for high-gain operation

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.106 Parameter McuSOSCExternalReferenceSelect

SCG\_SOSCCFG[EREFS] - External Reference Select

Selects the source for the external reference clock.

unchecked - Internal oscillator of OSC requested.

checked - External reference clock from PAD pin selected

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.107 Container McuSIRCClockConfig

Configures Slow IRC (SIRC) registers.

Note: Implementation specific Container.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.108 Parameter McuSIRCUnderMcuControl

0 - Slow IRC is NOT under mcu control.

1 - Slow IRC is under mcu control.

If this is set to false, the MCU code will not configure the SIRC registers when Mcu\_InitClock is called

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

#### 4.109 Parameter McuSIRCFrequency

This is the SIRC frequency for the specific instance of the McuClockReferencePoint container. It is expressed in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	8000000.0
min	2000000.0

#### 4.110 Parameter McuSIRCDiv2Frequency

This is the SIRC Divider 2 frequency for the specific instance of the McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 8 MHz or less.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	4000000.0
max	8000000.0
min	32150.0

#### 4.111 Parameter McuSIRCDiv1Frequency

This is the SIRC Divider 1 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 8 MHz or less in RUN/HSRUN mode and to 4 MHz or less in VLPR mode.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	8000000.0
min	32150.0

#### 4.112 Parameter McuSIRCEnable

SCG\_SIRCCSR[SIRCEN] - Slow IRC Enable

0 - Slow IRC is disabled.



## Tresos Configuration Plug-in

1 - Slow IRC is enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	true

### 4.113 Parameter McuSIRCLowPowerEnable

SCG\_SIRCCSR[SIRCLPEN] - Slow IRC Low Power Enable

0 - Slow IRC is disabled in VLP modes.

1 - Slow IRC is enabled in VLP modes.

SCG\_SIRCCSR[SIRCLPEN] bit field is applicable for VLPS mode only.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	true

### 4.114 Parameter McuSIRCStopEnable

SCG\_SIRCCSR[SIRCSTEN] - Slow IRC Enable

0 - Slow IRC is disabled.

1 - Slow IRC is enabled.

SCG\_SIRCCSR[SIRCASTEN] bit field is not applicable and should be ignored.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.115 Parameter McuSIRCDiv2

Configures SCG\_SIRCDIV[SIRCDIV2].

Slow IRC Clock Divider 2.

Clock divider 2 for Slow IRC. Used by bus clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	64
min	0



## 4.116 Parameter McuSIRCDiv1

Configures SCG\_SIRCDIV[SIRCDIV1].

Slow IRC Clock Divider 1.

Clock divider 1 for Slow IRC. Used to generate the system clock source and by platform clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	64
min	0

## 4.117 Parameter McuSIRCRangeSelect

SCG\_SIRCCFG[RANGE] - Selects the Frequency Range

Slow IRC low range clock (2 MHz)

Slow IRC high range clock (8 MHz)

Note: The SIRC clock is chosen as source clock that must be sacrificed to be ON at all times.

Add addition, Software should not configure the SCG\_SIRCCFG[RANGE] to any value other than HIGH\_RANGE\_CLOCK.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	HIGH_RANGE_CLOCK
literals	['LOW_RANGE_CLOCK', 'HIGH_RANGE_CLOCK']

#### 4.118 Container McuFIRCClockConfig

Configures Fast IRC (FIRC) registers.

Note: Implementation specific Container.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.119 Parameter McuFIRCUnderMcuControl

0 - Fast IRC is NOT under mcu control.

1 - Fast IRC is under mcu control.

If this is set to false, the MCU code will not configure the FIRC registers when Mcu\_InitClock is called

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
default Value	false

## 4.120 Parameter McuFIRCFrequency

This is the FIRC frequency for the specific instance of the McuClockReferencePoint container. It is expressed in Hz.

Note: Implementation specific Container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	4.8E7
max	6.0E7
min	4.8E7

## 4.121 Parameter McuFIRCDiv2Frequency

This is the FIRC Divider 2 frequency for the specific instance of the McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 48 MHz or less in RUN/HSRUN mode.

Note: Implementation specific Container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	2.4E7
max	4.8E7
min	750000.0

### 4.122 Parameter McuFIRCDiv1Frequency

This is the FIRC Divider 1 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 48 MHz or less in RUN/HSRUN mode.

Note: Implementation specific Container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	4.8E7
min	750000.0

### 4.123 Parameter McuFIRCEnable

SCG\_FIRCCSR[FIRCEN] - Fast IRC Enable

0 - Fast IRC is disabled.

1 - Fast IRC is enabled.

Note: Implementation specific Container.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.124 Parameter McuFIRCRegulatorEnable

Fast IRC Regulator Enable

0 - Fast IRC Regulator is disabled.(SCG\_FIRCCSR[FIRCREGOFF] = 1)

1 - Fast IRC Regulator is enabled.(SCG\_FIRCCSR[FIRCREGOFF] = 0)

When Fast IRC is used, FIRCREGOFF must be 0. Fast IRC cannot be operated with FIRCREGOFF=1.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.125 Parameter McuFIRCDiv2

Configures SCG\_FIRCDIV[FIRCDIV2]

Fast IRC Clock Divider 2.

Clock divider 2 for the Fast IRC. Used by bus clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	64
min	0

## 4.126 Parameter McuFIRCDiv1

Configures SCG\_FIRCDIV[FIRCDIV1]

Fast IRC Clock Divider 1.

Clock divider 1 for Fast IRC. Used to generate the system clock source and by platform clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	64
min	0

## 4.127 Parameter McuFIRCRangeSelect

SCG\_FIRCCFG[RANGE] - Selects the Frequency Range.

00b - Fast IRC is trimmed to 48 MHz.

01b - Reserved.

10b - Reserved.

11b - Reserved.

Note: Software should not configure the SCG\_FIRCCFG[RANGE] to any value other than Fast IRC is trimmed to 48 MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TRIMMED_TO_48MHZ
literals	['TRIMMED_TO_48MHZ']

## 4.128 Container McuSystemPll

This container provides the specific configuration for the System PLL.

Note: Implementation Specific Container.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.129 Parameter McuSystemPllUnderMcuControl

Set this to TRUE if System PLL is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false



### 4.130 Parameter McuSPLLFrequency

This is the System PLL frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

Note:  $PLL\_freq = (McuSPLLReferenceFrequency * McuSPLLMultiplier) / 2$

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	9.6E7
max	1.6E8
min	9.0E7

### 4.131 Parameter McuSPLLDiv2Frequency

This is the System PLL Divider 2 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 40 MHz or less in RUN mode and 56 MHz or less in HSRUN mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.6E7
min	1406250.0

### 4.132 Parameter McuSPLLDiv1Frequency

This is the System PLL Divider 1 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 80MHz or less in RUN mode and to 112 MHz or less in HSRUN mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	9.6E7
max	1.12E8
min	1406250.0

### 4.133 Parameter McuSPLLEnable

SCG\_SPLLCsr[SPLLEN] - System PLL Enable

0 - System PLL is disabled.

1 - System PLL is enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	false

#### 4.134 Parameter McuSPLLClockMonitorResetEnable

SCG\_SPLLCSR[SPLLCMRE] - System PLL Clock Monitor Reset Enable

0 - Clock Monitor generates interrupt when error detected.

1 - Clock Monitor generates reset when error detected.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
default Value	false

#### 4.135 Parameter McuSPLLClockMonitorEnable

SCG\_SPLLCSR[SPLLCM] - System PLL Clock Monitor

Enables the clock monitor, if the clock source is disabled in a low power mode then the clock monitor is

also disabled in the low power mode. When the clock monitor is disabled in a low power mode, it remains disabled until the clock valid flag is set following exit from the low power mode.

0 - RTC OSC Clock Monitor is disabled.

1 - RTC OSC Clock Monitor is enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.136 Parameter McuSPLLDiv2

Configures SCG\_SPLLDIV[SPLLDIV2].

System PLL Clock Divider 2.

Clock divider 2 for System PLL. Used by bus clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	64
min	0

### 4.137 Parameter McuSPLLDiv1

Configures SCG\_SPLLDIV[SPLLDIV1]

System PLL Clock Divider 1.

Clock divider 1 for System PLL. Used to generate the system clock source and by platform clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	64
min	0

### 4.138 Parameter McuSPLLInputClkPreDivider

PLL Reference Clock Divider.

Set the SPLL: SCG\_SPLLCFG[PREDIV] field register.

Selects the amount to divide down the reference clock for the System PLL. The resulting frequency must be in the range of 8 MHz to 50 MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	8
min	1

#### 4.139 Parameter McuSPLLReferenceFrequency

FSPLL\_REF is PLL reference frequency range after the PREDIV.

$F = \text{McuSPLLInputFrequency} / \text{McuSPLLInputClkPreDivider}$ .

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	1.6E7
min	8000000.0

#### 4.140 Parameter McuSPLLInputFrequency

FSPLL\_Input is PLL input frequency range before the PREDIV.

For S32K1XX, the valid range is [0 ... 40] MHz.

For S32R14xW, the valid range is [0 ... 48] MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	8000000.0
max	4.0E7
min	8000000.0

#### 4.141 Parameter McuSPLLMultiplier

System PLL Multiplier.

Set the SCG\_SPLLCFG[MULT] field register.

Valid range is in [16..47].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	24
max	47
min	16

## 4.142 Parameter McuSPLLSelectSourceClock

SPLLCFG[SOURCE]: System PLL Clock Source.

Configures the input clock source for the System PLL.

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SOSC_CLK
literals	['SOSC_CLK']

## 4.143 Container McuSIMClockConfig

Configures SIM\_CHIPCTL[TRACECLK\_SEL], SIM\_CHIPCTL[CLKOUTSEL] bits and SIM\_PLATGC and SIM\_CLKDIV4 registers.

Note: Implementation specific Container.

Included subcontainers:

- [McuSimChipConfiguration](#)
- [McuSimLpoConfiguration](#)
- [McuSimFtmConfiguration](#)

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A



#### 4.144 Parameter McuSIMUnderMcuControl

0 - SIM is NOT under mcu control.

1 - SIM is under mcu control.

If this is set to false, the MCU code will not configure the SIM registers when Mcu\_InitClock is called

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

#### 4.145 Parameter McuEIMClockGatingEnable

SIM\_PLATCGC[CGCEIM] - EIM Clock Gating Control

Controls the clock gating to the EIM.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.146 Parameter McuERMClockGatingEnable

SIM\_PLATCGC[CGCERM] - ERM Clock Gating Control

Controls the clock gating to the ERM.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.147 Parameter McuDMAClockGatingEnable

SIM\_PLATCGC[CGCDMA] - DMA Clock Gating Control

Controls the clock gating to the DMA module.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.148 Parameter McuMPUClockGatingEnable

SIM\_PLATCGC[CGCMPU] - MPU Clock Gating Control

Controls the clock gating to the MPU module.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.149 Parameter McuMSCMClockGatingEnable

SIM\_PLATCGC[CGCMSCM] - MSCM Clock Gating Control

Controls the clock gating to the MSCM module.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	true

## 4.150 Parameter McuGPIOClockGatingEnable

SIM\_PLATCGC[CGCGPIO] - GPIO Clock Gating Control

Controls the clock gating to the GPIO module.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter.This bit is available in S32K11X variants only

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	false

## 4.151 Container McuSimChipConfiguration

This container contains the configuration for the SIM\_CHIPCTL registers.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.152 Parameter McuDebugTraceDividerEnable

SIM\_CLKDIV4[TRACEDIVEN] - Debug Trace Divider Control

0 - Debug trace divider disabled.

1 - Debug trace divider enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.153 Parameter McuTRACECLKDivider

Configures the SIM\_CLKDIV4[TRACEDIV] bitfield

Trace clock divider divisor - This field sets the divide value for the fractional clock divider used as a source for trace clock. The source clock for the trace clock is set by the SIM\_CHIPCTRL[TRACECLK\_SEL]. Divider output clock = Divider input clock \*  $\frac{[(TRACEFRAC+1)]}{[(TRACEDIV+1)]}$ .

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	8
min	1

#### 4.154 Parameter McuTRACECLKFraction

Configures the SIM\_CLKDIV4[TRACEFRAC] bitfield

This field value is TRACEFRAC+1.

Trace clock divider fraction - This field sets the divide value for the fractional clock divider used as a source for trace clock. The source clock for the trace clock is set by the SIM\_CHIPCTRL[TRACECLK\_SEL]. Divider output clock = Divider input clock \* [(TRACEFRAC+1)/(TRACEDIV+1)].

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	2
min	1

## 4.155 Parameter McuTRACECLKSelect

SIM\_CHIPCTL[TRACECLK\_SEL] - Debug trace clock select

Selects core clock or platform clock as the trace clock source.

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	CORE_CLK
literals	['CORE_CLK']

## 4.156 Parameter McuCLKOUTEnable

SIM\_CHIPCTL[CLKOUTEN] - CLKOUT enable

unchecked - Clockout disabled.

checked - Clockout enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

**S32K1 MCU Driver**

## 4.157 Parameter McuCLKOUTDivider

Configures the SIM\_CHIPCTL[CLKOUTDIV] bitfield

CLKOUT Divide Ratio.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	8
min	1

## 4.158 Parameter McuCLKOUTSelect

SIM\_CHIPCTL[CLKOUTSEL] - CLKOUT select

Selects the clock to output on the CLKOUT pin.

0 SCG\_CLKOUT

2 SOSC\_DIV2

4 SIRC\_DIV2

5 For S32K148: QSPI\_SFIF\_CLK\_HYP\_PREMUX\_CLK: Divide by 2 clock (configured through SCLKCONFIG[5]) for HyperRAM going to sfif clock to QSPI; For others: Reserved

6 FIRC\_DIV2

7 HCLK

8 For S32K14x: SPLL\_DIV2\_CLK For S32K11x: Reserved

9 BUS\_CLK

A LPO\_128K\_CLK



B For S32K148: QSPI\_CLK; For others: Reserved

C LPO\_CLK as selected by SIM\_LPOCLKS[LPOCLKSEL]

D For S32K148: QSPI\_SFIF\_CLK; For others: Reserved

E RTC\_CLK as selected by SIM\_CLK\_32\_KHz\_Select

F For S32K148: QSPI\_2xSFIF\_CLK; For others: Reserved

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SCG_CLKOUT_CLK
literals	['SCG_CLKOUT_CLK', 'SOSCDIV2_CLK', 'SIRCDIV2_CLK', 'QSPI_SFIF_CLK_HYP_PREMUX_CLK', 'FIRCDIV2_CLK', 'HCLK', 'SPLLDIV2_CLK', 'BUS_CLK', 'LPO_128K_CLK', 'QSPI_CLK', 'LPO_CLK', 'QSPI_SFIF_CLK', 'RTC_CLK', 'QSPI_2xSFIF_CLK']

## 4.159 Container McuSimLpoConfiguration

This container contains the configuration for the SIM\_LPOCLKS registers.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.160 Parameter McuRTCCLKSelect

This is a write-once parameter

SIM\_LPOCLKS[RTCCLKSEL] - 32 kHz clock source select.

Selects 32 kHz clock source for peripherals.

0 - SOSCDIV1\_CLK

1 - 32 kHz LPO clock

2 - 32 kHz RTC\_CLKIN clock

3 - FIRCDIV1\_CLK

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SOSCDIV1_CLK
literals	['SOSCDIV1_CLK', 'LPO_32K_CLK', 'RTC_CLKIN', 'FIRCDIV1_CLK']

## 4.161 Parameter McuLPOCLKSelect

This is a write-once parameter

SIM\_LPOCLKS[LPOCLKSEL] - LPO clock source select

Selects LPO clock source for peripherals

0 - 128 kHz LPO clock

1 - No clock

2 - 32 kHz LPO clock which is divided by the 128 kHz LPO clock

3 - 1 kHz LPO clock which is divided by the 128 kHz LPO clock

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	LPO_128K_CLK
literals	['LPO_128K_CLK', 'LPO_32K_CLK', 'LPO_1K_CLK']

#### 4.162 Parameter McuLPO\_32KClockEnable

This is a write-once parameter

SIM\_LPOCLKS[LPO32KCLKEN] - 32 kHz LPO clock enable

0 - Disable 32 kHz LPO clock output

1 - Enable 32 kHz LPO clock output

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.163 Parameter McuLPO\_1KClockEnable

This is a write-once parameter

SIM\_LPOCLKS[LPO1KCLKEN] - 1 kHz LPO clock enable

0 - Disable 1 kHz LPO clock output

1 - Enable 1 kHz LPO clock output

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.164 Container McuSimFtmConfiguration

This container contains the configuration for the SIM\_FTMOPT0 registers.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.165 Parameter McuFTM3ExternalClockPinSelect

SIM\_FTMOPT0[FTM3CLKSEL] - FTM3 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM3 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

0 - FTM3 external clock driven by TCLK0 pin.

1 - FTM3 external clock driven by TCLK1 pin.

2 - FTM3 external clock driven by TCLK2 pin.

3 - No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

## 4.166 Parameter McuFTM2ExternalClockPinSelect

SIM\_FTMOPT0[FTM2CLKSEL] - FTM2 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM2 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

0 - FTM2 external clock driven by TCLK0 pin.

1 - FTM2 external clock driven by TCLK1 pin.

2 - FTM2 external clock driven by TCLK2 pin.

3 - No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

#### 4.167 Parameter McuFTM1ExternalClockPinSelect

SIM\_FTMOPT0[FTM1CLKSEL] - FTM1 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM1 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

0 - FTM1 external clock driven by TCLK0 pin.

1 - FTM1 external clock driven by TCLK1 pin.

2 - FTM1 external clock driven by TCLK2 pin.

3 - No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

## 4.168 Parameter McuFTM0ExternalClockPinSelect

SIM\_FTMOPT0[FTM0CLKSEL] - FTM0 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM0 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

0 - FTM0 external clock driven by TCLK0 pin.

1 - FTM0 external clock driven by TCLK1 pin.

2 - FTM0 external clock driven by TCLK2 pin.

3 - No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

## 4.169 Parameter McuFTM7ExternalClockPinSelect

SIM\_FTMOPT0[FTM7CLKSEL] - FTM7 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM7 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

0 - FTM7 external clock driven by TCLK0 pin.

1 - FTM7 external clock driven by TCLK1 pin.

2 - FTM7 external clock driven by TCLK2 pin.

3 - No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

#### 4.170 Parameter McuFTM6ExternalClockPinSelect

SIM\_FTMOPT0[FTM6CLKSEL] - FTM6 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM6 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

0 - FTM6 external clock driven by TCLK0 pin.

1 - FTM6 external clock driven by TCLK1 pin.

2 - FTM6 external clock driven by TCLK2 pin.

3 - No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']



### 4.171 Parameter McuFTM5ExternalClockPinSelect

SIM\_FTMOPT0[FTM5CLKSEL] - FTM5 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM5 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

0 - FTM5 external clock driven by TCLK0 pin.

1 - FTM5 external clock driven by TCLK1 pin.

2 - FTM5 external clock driven by TCLK2 pin.

3 - No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

### 4.172 Parameter McuFTM4ExternalClockPinSelect

SIM\_FTMOPT0[FTM7CLKSEL] - FTM4 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM4 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

0 - FTM4 external clock driven by TCLK0 pin.

1 - FTM4 external clock driven by TCLK1 pin.

2 - FTM4 external clock driven by TCLK2 pin.

3 - No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

### 4.173 Container McuClkMonitor

This container contains the specific configuration (parameters) of the Clock Monitor Unit.

Each CMU is independently programmed. SIRC is used as the clock monitor references.

Detailed information on the CMUs can be found in the Clock Monitor Unit chapter.

This parameter is enabled only if "McuClockSrcFailureNotification" is enabled.

This container only for S32K11x derivatives.

Note: Implementation Specific Parameter.

Included subcontainers:

- [McuClkMonitor\\_0](#)
- [McuClkMonitor\\_1](#)

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.174 Container McuClkMonitor\_0

This container contains the specific configuration (parameters) of the Monitor\_0.

Clock Monitor Unit for Motor Clock.

This parameter is enabled only if "McuClockSrcFailureNotification" is enabled.

Note: Implementation Specific Parameter.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.175 Parameter McuClockMonitorUnderMcuControl

Set this to TRUE if this clock monitor is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

This container only for S32K11x derivatives.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### S32K1 MCU Driver

## 4.176 Parameter McuClkMonitorEn

Enables/Disables the clock monitor (CMU\_FC\_GCR[FCE]).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.177 Parameter McuCmuName

This is the name of the CMU0.

With name convention: CMU\_FC\_\_[Number Of CMU Unit]\_\_[Name of Monitored clock].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	CMU_FC_0_FIRC_MON1_CLK
literals	['CMU_FC_0_FIRC_MON1_CLK']

## 4.178 Parameter McuAsyncFHHInterruptEn

This field is used to enable/disable FHH asynchronous interrupt at the module boundary. (CMU\_FC\_IER[FHHAIE]).

0 - Asynchronous FHH Interrupt is Disabled

1 - Asynchronous FHH Interrupt is Enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.179 Parameter McuAsyncFLLInterruptEn

This field is used to enable/disable FLL asynchronous interrupt at the module boundary. (CMU\_FC\_IER[FLLAIE]).

0 - Asynchronous FLL Interrupt is Disabled

1 - Asynchronous FLL Interrupt is Enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.180 Container McuClkMonitor\_1

This container contains the specific configuration (parameters) of the Monitor\_1.

Clock Monitor Unit for Motor Clock.

This parameter is enabled only if "McuClockSrcFailureNotification" is enabled.

Note: Implementation Specific Parameter.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.181 Parameter McuClockMonitorUnderMcuControl

Set this to TRUE if this clock monitor is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

This container only for S32K11x derivatives.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.182 Parameter McuClkMonitorEn

Enables/Disables the clock monitor (CMU\_FC\_GCR[FCE]).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.183 Parameter McuCmuName

This is the name of the CMU1.

With name convention: CMU\_FC\_\_[Number Of CMU Unit]\_\_[Name of Monitored clock].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	CMU_FC_1_FIRC_MON2_CLK
literals	['CMU_FC_1_FIRC_MON2_CLK']

#### 4.184 Parameter McuSyncFHHInterruptEn

This field is used to enable/disable FHH synchronous interrupt at the module boundary. (CMU\_FC\_IER[FHHIE]).

0 - Synchronous FHH Interrupt is Disabled

1 - Synchronous FHH Interrupt is Enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.185 Parameter McuSyncFLLInterruptEn

This field is used to enable/disable FLL synchronous interrupt at the module boundary. (CMU\_FC\_IER[FLLIE]).

0 - Synchronous FLL Interrupt is Disabled

1 - Synchronous FLL Interrupt is Enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false



## 4.186 Container McuPeripheralClockConfig

This contains the combination for current peripheral in Run and LowPower Mode.

Note: Implementation Specific Container.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	41
upperMultiplicity	41
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.187 Parameter McuPeripheralClockUnderMcuControl

0 - Peripheral Clock is NOT under mcu control.

1 - Peripheral Clock is under mcu control.

If this is set to false, the MCU code will not configure the PCC registers when Mcu\_InitClock is called

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	true

## 4.188 Parameter McuPerName

This is the name of the peripheral.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FTFC
literals	['FTFC', 'DMAMUX0', 'FLEXCAN0', 'FLEXCAN1', 'FTM3', 'ADC1', 'FLEXCAN2', 'LPSPi0', 'LPSPi1', 'LPSPi2', 'PDB1', 'CRC0', 'PDB0', 'LPi0', 'FTM0', 'FTM1', 'FTM2', 'ADC0', 'RTC0', 'LPTMR0', 'PORTA', 'PORTB', 'PORTC', 'PORTD', 'PORTE', 'SAI0', 'SAI1', 'FlexIO', 'EWM0', 'LPI2C0', 'LPI2C1', 'LPUART0', 'LPUART1', 'LPUART2', 'FTM4', 'FTM5', 'FTM6', 'FTM7', 'CMP0', 'QSPI', 'ENET']

## 4.189 Parameter McuPeripheralClockEnable

Sets PCC\_\_[peripheral][CGC] bit.

This read/write bit enables the clock for the peripheral.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.190 Parameter McuPeripheralClockSelect

Configures PCC\_[peripheral][PCS].

This is used for peripherals that support various clock selections.

If the peripheral does not support various clock selections the field won't be editable.

This field can only be written when the CGC bit is 0 (clock disabled). Likewise, if the INUSE flag is set, this field is locked.

0 - Clock is off (or external clock as selected by FTMnCLKSEL for FTM modules).

1 - SOSCDIV2\_CLK (SOCDIV1\_CLK for FTM modules)

2 - SIRCDIV2\_CLK (SIRCDIV1\_CLK for FTM modules)

3 - FIRCDIV2\_CLK (FIRCDIV1\_CLK for FTM modules)

6 - SPLLDIV2\_CLK (SPLLDIV1\_CLK for FTM modules)

The selected clock must be enabled.

Note: Please make sure that the divider of clock source is not 0 .

If the field is not editable, it means the bit field is read only and the value will not be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	CLOCK_IS_OFF
literals	['CLOCK_IS_OFF', 'SOSC', 'SIRC', 'FIRC', 'SPLL']

**S32K1 MCU Driver**

## 4.191 Parameter McuPeripheralClockDivider

Configures PCC\_\_[peripheral][PCD].

This is used for peripherals that require a clock divider. At SOC integration, each peripheral is assigned either a divider or not.

This field can only be written when the CGC bit is 0 (clock disabled). Likewise, if the INUSE flag is set, this field is locked.

Allowed values are from 1 to 8.

Note: Implementation Specific Parameter.

If the field is not editable, it means the bit field is read only and the value will not be used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	8
min	1

## 4.192 Parameter McuPeripheralFractionalDivider

Configures PCC\_\_[peripheral][FRAC].

This field value is  $\text{FRAC}+1$ .

This sets the fraction multiply value for the fractional clock divider used as a clock source. Divider output clock = Divider input clock  $\times [(\text{FRAC}+1)/(\text{DIV}+1)]$ .

This field can only be written when the CGC bit is 0 (clock disabled). Likewise, if the INUSE flag is set, this field is locked.

1 - Fractional Multiply value is 1.

2 - Fractional Multiply value is 2.

Note: Implementation Specific Parameter.

If the field is not editable, it means the bit field is read only and the value will not be used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	2
min	1

#### 4.193 Parameter McuPeripheralClockFrequency

Divider output clock = Divider input clock x  $[(\text{FRAC}+1)/(\text{DIV}+1)]$ .

This is only calculated if the clock source is selectable and if the peripheral is enabled.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: The maximum frequency of LPUARTx, LPSPIx, LPI2Cx, FlexIO, LPTMR0 and LPIT0 are governed by BUS\_CLK,

FTMx are governed by SYS\_CLK, ADCx are 50MHz but always less than BUS\_CLK.

So please check configuration value is fit for SYS\_CLK and BUS\_CLK values correspond to MCU mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.12E8
min	0.0

## 4.194 Container McuClockReferencePoint

This container defines a reference point in the Mcu Clock tree. It defines the frequency which then can be used by other modules as an input value. Lower multiplicity is 1, as even in the simplest case (only one frequency is used), there is one frequency to be defined.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

## 4.195 Parameter McuClockReferencePointFrequency

This is the frequency for the specific instance of the McuClockReferencePoint container.

It shall be given in Hz.

Calculated value.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	3.2E8
min	0.0

## 4.196 Parameter McuClockFrequencySelect

Select clock source for the specific instance of the McuClockReferencePoint container.

Note: The clock frequency configured in McuPeripheralClockConfig should be used to export the clock frequency through McuClockReferencePoint.

This reference point should be used in the configuration of the module that uses it (SPI, I2C, GPT, etc.).

If the configured module has also an internal clock selection (like FlexTimer for example),

the clock reference point should be configured taking the internal clock selection into account and the reference used should reflect the clock that finally enters the used peripheral.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	RUN_SYS_CLK
literals	['CUSTOM', 'FIRC_CLK', 'FIRCDIV2_CLK', 'FIRCDIV1_CLK', 'SIRC_← CLK', 'SIRCDIV2_CLK', 'SIRCDIV1_CLK', 'SOSC_CLK', 'SOSCDIV2_C← LK', 'SOSCDIV1_CLK', 'LPO_128K_CLK', 'LPO_32K_CLK', 'LPO_1K← _CLK', 'SPLL_CLK', 'SPLLDIV2_CLK', 'SPLLDIV1_CLK', 'RUN_PRI_← DIV_SYS_CLK', 'RUN_CORE_CLK', 'RUN_SYS_CLK', 'RUN_FLASH_← CLK', 'RUN_BUS_CLK', 'HSRUN_PRI_DIV_SYS_CLK', 'HSRUN_COR← E_CLK', 'HSRUN_SYS_CLK', 'HSRUN_FLASH_CLK', 'HSRUN_BUS_C← LK', 'VLPR_PRI_DIV_SYS_CLK', 'VLPR_CORE_CLK', 'VLPR_SYS_C← LK', 'VLPR_FLASH_CLK', 'VLPR_BUS_CLK', 'FTM3_CLK', 'ADC1_C← LK', 'LPSPi0_CLK', 'LPSPi1_CLK', 'LPSPi2_CLK', 'LPiT0_CLK', 'FTM0← _CLK', 'FTM1_CLK', 'FTM2_CLK', 'ADC0_CLK', 'LPTMR0_CLK', 'Flex← IO_CLK', 'LPI2C0_CLK', 'LPI2C1_CLK', 'LPUART0_CLK', 'LPUART1_← CLK', 'LPUART2_CLK', 'FTM4_CLK', 'FTM5_CLK', 'FTM6_CLK', 'FT← M7_CLK', 'ENET_CLK']

## 4.197 Container McuDemEventParameterRefs

Container for the references to DemEventParameter elements which shall be invoked using the API Dem\_ReportErrorStatus API in case the corresponding error occurs.

The EventId is taken from the referenced DemEventParameter's DemEventId value.

The standardized errors are provided in the container and can be extended by vendor specific error references.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

### 4.198 Reference MCU\_E\_TIMEOUT\_FAILURE

Reference to configured DEM event to report Timeout failure.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
requiresSymbolicNameValue	true
destination	/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter

### 4.199 Reference MCU\_E\_CLOCK\_FAILURE

Reference to configured DEM event to report Clock source failure.

Property	Value
type	ECUC-REFERENCE-DEF
origin	AUTOSAR_ECUC
lowerMultiplicity	0



Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
requiresSymbolicNameValue	False
destination	/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter

## 4.200 Reference MCU\_E\_SWITCHMODE\_FAILURE

Reference to configured DEM event to report Switch Mode failure.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
requiresSymbolicNameValue	true
destination	/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter

## 4.201 Container McuModeSettingConf

This container contains the configuration for the Mode setting of the MCU.

Note: Implementation Specific Parameter.

Included subcontainers:

- None

Property	Value
----------	-------

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

## 4.202 Parameter McuMode

This parameter shall represent the ID of the MCU mode.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	0
max	255
min	0

## 4.203 Parameter McuPowerMode

This parameter selects the Power Mode to be used.

For valid Mode transitions refers to Power mode state diagram from Reference Manual.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	RUN
literals	['RUN', 'HSRUN', 'VLPR', 'VLPS', 'STOP1', 'STOP2']

## 4.204 Parameter McuEnableSleepOnExit

Indicates sleep-on-exit when returning from Handler mode to Thread mode:

0 - Do not sleep when returning to Thread mode.

1 - Enter sleep, or deep sleep, on return from an ISR.

Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.205 Container McuRamSectorSettingConf

This container contains the configuration for the RAM Sector setting.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	0
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

## 4.206 Parameter McuRamSectorId

This parameter shall represent the ID of the MCU RAM Sector configuration.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	0
max	4294967295
min	0

## 4.207 Parameter McuRamDefaultValue

This parameter shall represent the Data pre-setting to be initialized.

Default value is 0xbabababa.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.208 Parameter McuRamSectionBaseAddress

This parameter represents the RAM section base address.

The address must be aligned to 4 bytes.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	536869888
max	537001983
min	536739840

## 4.209 Parameter McuRamSectionSize

This parameter represents the RAM section size in bytes.

The size must be multiple of 4.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	1024
max	262143
min	0

#### 4.210 Parameter McuRamSectionWriteSize

This parameter shall define the size in bytes of data which can be written into RAM at once.

The ram write size is currently restricted to {1, 2, 4, 8} bytes.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	8
max	4294967295
min	0

#### 4.211 Parameter McuRamSectionBaseAddrLinkerSym

This parameter represents the RAM section base address.

The address must be aligned to 4 bytes.

If this parameter is empty, then the integer values from "McuRamSectionBaseAddress" will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	

## 4.212 Parameter McuRamSectionSizeLinkerSym

This parameter represents the RAM section size in bytes.

The size must be multiple of 4.

If this parameter is empty, then the integer values from "McuRamSectionSize" will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	

## 4.213 Container McuInterruptEvents

Configuration for different interrupts handled by MCU.

Note: Implementation specific Container.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.214 Parameter McuVoltageErrorEvent

Power Management Unit Fault Monitoring Interrupts.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.215 Parameter McuAlternateResetEvent

Some events can generate an interrupt from RCM.

Note: Implementation Specific Parameter.



Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
default Value	false

## 4.216 Container McuResetConfig

The Reset Control Module (MC\_RCM) centralizes the different reset sources and manages the reset sequence of the device.

Note: Implementation Specific Parameter.

Included subcontainers:

- [McuSystemInterruptEnable](#)

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.217 Parameter McuResetPinFilterBusClockSelect

RCM\_RPC[RSTFLTSEL] - Reset Pin Filter Bus Clock Select.

Selects the reset pin bus clock filter width. Transitions for less than (RSTFLTSEL+1) bus clock cycles are always filtered, transitions equal to (RSTFLTSEL+1) bus clock cycles may be filtered.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	31
min	0

## 4.218 Parameter McuResetPinFilterInStopMode

RCM\_RPC[RSTFLTSS] - Reset Pin Filter Select in Stop Mode.

Selects how the reset pin filter is enabled in any stop mode.

0 - All filtering disabled.

1 - LPO clock filter enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	ALL_FILTERING_DISABLE
literals	['ALL_FILTERING_DISABLE', 'LPO_CLOCK_FILTER_ENABLE']

## 4.219 Parameter McuResetPinFilterInRunAndWait

RCM\_RPC[RSTFLTSRW] - Reset Pin Filter Select in Run and Wait Modes.

Selects how the reset pin filter is enabled in run and wait modes.

0 - All filtering disabled.

1 - Bus clock filter enabled for normal operation.

2 - LPO clock filter enabled for normal operation.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	ALL_FILTERING_DISABLE
literals	['ALL_FILTERING_DISABLE', 'BUS_CLOCK_FILTER_ENABLE', 'LPO←_CLOCK_FILTER_ENABLE']

## 4.220 Container McuSystemInterruptEnable

Configures RCM\_SRIE

This registers delays the assertion of a system reset for a period of time (DELAY field) while an interrupt is generated.

This allows software to perform a graceful shutdown.

A Chip POR source cannot be delayed by this feature, and entering Stop mode will terminate the delay.

The SRS will only update after the system reset occurs.

Note: Implementation specific Container.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.221 Parameter McuResetDelayTime

RCM\_SRIE[DELAY] - Reset Delay Time.

Configures the maximum reset delay time from when the interrupt is asserted and the system reset occurs.

0 - 10 LPO cycles.

1 - 34 LPO cycles.

2 - 130 LPO cycles.

2 - 514 LPO cycles.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	DELAY_10_LPO_CYCLES
literals	['DELAY_10_LPO_CYCLES', 'DELAY_34_LPO_CYCLES', 'DELAY_130_LPO_CYCLES', 'DELAY_514_LPO_CYCLES']

## 4.222 Parameter McuStopAcknowledgeErrorInterrupt

RCM\_SRIE[SACKERR] - Stop Acknowledge Error Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	false

## 4.223 Parameter McuMDMAPSystemResetInterrupt

RCM\_SRIE[MDM\_AP] - MDM-AP System Reset Request.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
default Value	false

## 4.224 Parameter McuSoftwareInterrupt

RCM\_SRIE[SW] - Software Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.225 Parameter McuCoreLockupInterrupt

RCM\_SRIE[LOCKUP] - Core Lockup Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.226 Parameter McuJTAGResetInterrupt

RCM\_SRIE[JTAG] - JTAG generated reset.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.227 Parameter McuGlobalInterrupt

RCM\_SRIE[GIE] - Global Interrupt Enable.

0 - All interrupt sources disabled.

1 - All interrupt sources enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.228 Parameter McuExternalResetPinInterrupt

RCM\_SRIE[PIN] - External Reset Pin Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.229 Parameter McuWatchdogInterrupt

RCM\_SRIE[WDOG] - Watchdog Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false



## 4.230 Parameter McuCMULossOfClockResetInterrupt

RCM\_SRIE[CMU\_LOC] - CMU Loss-of-Clock Reset Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.231 Parameter McuLossOfLockInterrupt

RCM\_SRIE[LOL] - Loss of Lock Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.232 Parameter McuLossOfClockInterrupt

RCM\_SRIE[LOC] - Loss of Clock Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.233 Container McuPowerControl

Note: Implementation Specific Parameter.

Included subcontainers:

- None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.234 Parameter McuLowVoltageDetectInterruptEnable

PMC\_LVDSC1[LVDIE] - Low Voltage Detect Interrupt Enable.

This bit enables hardware interrupt requests for LVDF.

0 - Hardware interrupt disabled (use polling).

1 - Request a hardware interrupt when LVDF = 1.

Note:

- Implementation Specific Parameter.
- Only support for 1xx series of devices.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.235 Parameter McuLowVoltageDetectResetEnable

PMC\_LVDSC1[LVDRE] - Low Voltage Detect Reset Enable.

This bit enables the low voltage detect events to generate a system reset.

0 - No system resets on low voltage detect events.

1 - If the supply voltage falls below VLVD, a system reset will be generated.

Note:

- Implementation Specific Parameter.
- Only support for 1xx series of devices.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.236 Parameter McuLowVoltageWarningInterruptEnable

PMC\_LVDSC2[LVWIE] - Low-Voltage Warning Interrupt Enable.

This bit enables hardware interrupt requests for LVWF.

0 - Hardware interrupt disabled (use polling).

1 - Request a hardware interrupt when LVWF = 1.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.237 Parameter McuLPODisable

PMC\_REGSC[LPODIS] - This bit enables or disable the low power oscillator.

After disabling the LPO a time of 2 LPO clock cycles is required before it is allowed to enable it again. Violating this waiting time of 2 cycles can result in malfunction of the LPO.

unchecked - Low power oscillator enabled.

checked - Low power oscillator disabled.

Note: The reset delay feature requires the LPO clock to remain active.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.238 Parameter McuClockBiasDisable

PMC\_REGSC[CLKBIASDIS] - Clock Bias Disable Bit.

This bit disables the bias currents and reference voltages for some clock modules in order to further reduce power consumption in VLPS mode.

Note: While using this bit, it must be ensured that respective clock modules are disabled in VLPS mode.

Else, severe malfunction of clock modules will happen.

unchecked - No effect.

checked - In VLPS mode, the bias currents and reference voltages for the following clock modules are disabled: SIRC, FIRC, PLL.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.239 Parameter McuLowPowerBiasEnable

PMC\_REGSC[BIASEN] - Bias Enable Bit.

This bit enables source and well biasing for the core logic in low power mode. In full performance mode this bit has no effect. This is useful to further reduce MCU power consumption in low power mode.

unchecked - Biasing disabled, core logic can run in full performance.

checked - Biasing enabled, core logic is slower and there are restrictions in allowed system clock speed.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

This chapter describes the Tresos configuration plug-in for the *driver* Driver. The most of the parameters are described below.



# Chapter 5

## Module Index

### 5.1 Software Specification

Here is a list of all modules:

Clock Ip Driver . . . . .	152
Mcu Driver . . . . .	171
Power Ip Driver . . . . .	179
Ram Ip Driver . . . . .	187

## Chapter 6

### Module Documentation

#### 6.1 Clock Ip Driver

##### 6.1.1 Detailed Description

##### Data Structures

- struct [Clock\\_Ip\\_IrcoscConfigType](#)  
*Clock Source IRCOSC configuration structure. Implements Clock\_Ip\_IrcoscConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_XoscConfigType](#)  
*CGM Clock Source XOSC configuration structure. Implements Clock\_Ip\_XoscConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_PllConfigType](#)  
*CGM Clock Source PLLDIG configuration structure. Implements Clock\_Ip\_PllConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_SelectorConfigType](#)  
*Clock selector configuration structure. Implements Clock\_Ip\_SelectorConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_DividerConfigType](#)  
*Clock divider configuration structure. Implements Clock\_Ip\_DividerConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_DividerTriggerConfigType](#)  
*Clock divider trigger configuration structure. Implements Clock\_Ip\_DividerTriggerConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_FracDivConfigType](#)  
*Clock fractional divider configuration structure. Implements Clock\_Ip\_FracDivConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_ExtClkConfigType](#)  
*Clock external clock configuration structure. Implements Clock\_Ip\_ExtClkConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_PcfsConfigType](#)  
*Clock Source PCFS configuration structure. Implements Clock\_Ip\_PcfsConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_GateConfigType](#)  
*Clock gate clock configuration structure. Implements Clock\_Ip\_GateConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_CmuConfigType](#)  
*Clock cmu configuration structure. Implements Clock\_Ip\_CmuConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_ConfiguredFrequencyType](#)  
*Configured frequency structure. Implements Clock\_Ip\_ConfiguredFrequencyType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_SpecificPerpihParamType](#)  
*Clock Specific peripheral configure. Implements Clock\_Ip\_SpecificPerpihParamType\_Class. [More...](#)*
- struct [Clock\\_IP\\_SpecificPeriphConfigType](#)  
*Clock Specific peripheral structure. Implements Clock\_IP\_SpecificPeriphConfigType\_Class. [More...](#)*
- struct [Clock\\_Ip\\_ClockConfigType](#)  
*Clock configuration structure. Implements Clock\_Ip\_ClockConfigType\_Class. [More...](#)*



## Types Reference

- typedef void(\* [Clock\\_Ip\\_NotificationsCallbackType](#)) ([Clock\\_Ip\\_NotificationType](#) Error, [Clock\\_Ip\\_NameType](#) ClockName)

*Clock notifications callback type. Implements ClockNotificationsCallbackType\_Class.*

## Enum Reference

- enum [Clock\\_Ip\\_ClockNameSourceType](#)  
*Clock ip source type.*
- enum [Clock\\_Ip\\_PllStatusReturnCodeType](#)  
*Clock pll status return codes.*
- enum [Clock\\_Ip\\_DfsStatusType](#)  
*Clock dfs status return codes.*
- enum [Clock\\_Ip\\_CommandType](#)  
*Clock ip specific commands.*
- enum [Clock\\_Ip\\_PowerModesType](#)  
*Power modes.*
- enum [Clock\\_Ip\\_PowerNotificationType](#)  
*Power mode notification.*
- enum [Clock\\_Ip\\_NameType](#)  
*Clock names.*
- enum [Clock\\_Ip\\_StatusType](#)  
*Clock ip status return codes.*
- enum [Clock\\_Ip\\_PllStatusType](#)  
*Clock ip pll status return codes.*
- enum [Clock\\_Ip\\_CmuStatusType](#)  
*Clock ip cmu status return codes.*
- enum [Clock\\_Ip\\_NotificationType](#)  
*Clock ip report error types.*
- enum [Clock\\_Ip\\_TriggerDividerType](#)  
*Clock ip trigger divider type.*
- enum [Clock\\_Ip\\_SpecificPeriphParamType](#)  
*specific peripheral.*

## Function Reference

- [Clock\\_Ip\\_StatusType](#) [Clock\\_Ip\\_Init](#) ([Clock\\_Ip\\_ClockConfigType](#) const \*Config)  
*Set clock configuration according to pre-defined structure.*
- void [Clock\\_Ip\\_InitClock](#) ([Clock\\_Ip\\_ClockConfigType](#) const \*Config)  
*Set the PLL and other MCU specific clock options.*
- [Clock\\_Ip\\_PllStatusType](#) [Clock\\_Ip\\_GetPllStatus](#) (void)  
*Returns the lock status of the PLL.*
- void [Clock\\_Ip\\_DistributePll](#) (void)  
*Activates the PLL in MCU clock distribution.*

- void [Clock\\_Ip\\_InstallNotificationsCallback](#) ([Clock\\_Ip\\_NotificationsCallbackType](#) Callback)  
*Install a clock notifications callback.*
- void [Clock\\_Ip\\_ClearClockMonitorStatus](#) ([Clock\\_Ip\\_NameType](#) ClockName)  
*Clears status flags for a monitor clock.*
- [Clock\\_Ip\\_CmuStatusType](#) [Clock\\_Ip\\_GetClockMonitorStatus](#) ([Clock\\_Ip\\_NameType](#) ClockName)  
*Returns the clock monitor status.*
- void [Clock\\_Ip\\_DisableClockMonitor](#) ([Clock\\_Ip\\_NameType](#) ClockName)  
*Disables a clock monitor.*
- void [Clock\\_Ip\\_DisableModuleClock](#) ([Clock\\_Ip\\_NameType](#) ClockName)  
*Disables clock for a peripheral.*
- void [Clock\\_Ip\\_EnableModuleClock](#) ([Clock\\_Ip\\_NameType](#) ClockName)  
*Enables clock for a peripheral.*
- void [Clock\\_Ip\\_StartTimeout](#) (uint32 \*StartTimeOut, uint32 \*ElapsedTimeOut, uint32 \*TimeoutTicksOut, uint32 TimeoutUs)  
*Initializes a starting reference point for timeout.*
- boolean [Clock\\_Ip\\_TimeoutExpired](#) (uint32 \*StartTimeInOut, uint32 \*ElapsedTimeInOut, uint32 TimeoutTicks)  
*Checks for timeout condition.*

## 6.1.2 Data Structure Documentation

### 6.1.2.1 struct Clock\_Ip\_IrcoscConfigType

Clock Source IRCOSC configuration structure. Implements [Clock\\_Ip\\_IrcoscConfigType\\_Class](#).

Definition at line 2660 of file [Clock\\_Ip\\_Types.h](#).

Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock name associated to <a href="#">ircosc</a>
uint16	Enable	Enable <a href="#">ircosc</a> .
uint8	Regulator	Enable regulator.
uint8	Range	Ircosc range.
uint8	LowPowerModeEnable	Ircosc enable in VLP mode
uint8	StopModeEnable	Ircosc enable in STOP mode

### 6.1.2.2 struct Clock\_Ip\_XoscConfigType

CGM Clock Source XOSC configuration structure. Implements [Clock\\_Ip\\_XoscConfigType\\_Class](#).

Definition at line 2676 of file [Clock\\_Ip\\_Types.h](#).

## Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock name associated to xosc
uint32	Freq	External oscillator frequency.
uint16	Enable	Enable xosc.
uint16	StartupDelay	Startup stabilization time.
uint8	BypassOption	XOSC bypass option
uint8	CompEn	Comparator enable
uint8	TransConductance	Crystal overdrive protection
uint8	Gain	Gain value
uint8	Monitor	Monitor type

**6.1.2.3 struct Clock\_Ip\_PllConfigType**

CGM Clock Source PLLDIG configuration structure. Implements `Clock_Ip_PllConfigType_Class`.


Definition at line 2699 of file `Clock_Ip_Types.h`.

## Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock name associated to pll
uint16	Enable	Enable pll.
<a href="#">Clock_Ip_NameType</a>	InputReference	Input reference.
uint8	Bypass	Bypass pll.
uint8	Predivider	Input clock predivider. (PREDIV)
uint16	NumeratorFracLoopDiv	Numerator of fractional loop division factor (MFN)
uint8	MulFactorDiv	Multiplication factor divider (MFD)
uint8	ModulationFrequency	Enable/disable modulation
uint8	ModulationType	Modulation type
uint16	ModulationPeriod	Stepsize - modulation period
uint16	IncrementStep	Stepno - step no
uint8	SigmaDelta	Sigma Delta Modulation Enable
uint8	DitherControl	Dither control enable
uint8	DitherControlValue	Dither control value
uint8	Monitor	Monitor type
uint16	Dividers[3U]	Dividers values

**6.1.2.4 struct Clock\_Ip\_SelectorConfigType**

Clock selector configuration structure. Implements `Clock_Ip_SelectorConfigType_Class`.



## Module Documentation

Definition at line 2733 of file Clock\_Ip\_Types.h.

Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock name associated to selector
<a href="#">Clock_Ip_NameType</a>	Value	Name of the selected input source

#### 6.1.2.5 struct Clock\_Ip\_DividerConfigType

Clock divider configuration structure. Implements Clock\_Ip\_DividerConfigType\_Class.

Definition at line 2744 of file Clock\_Ip\_Types.h.

Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock name associated to divider.
uint32	Value	Divider value - if value is zero then divider is disabled.
uint8	Options[1U]	

#### 6.1.2.6 struct Clock\_Ip\_DividerTriggerConfigType

Clock divider trigger configuration structure. Implements Clock\_Ip\_DividerTriggerConfigType\_Class.

Definition at line 2755 of file Clock\_Ip\_Types.h.

Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock name associated to divider for which trigger is configured.
<a href="#">Clock_Ip_TriggerDividerType</a>	TriggerType	Trigger value - if value is zero then divider is updated immediately, divider is not triggered.
<a href="#">Clock_Ip_NameType</a>	Source	Clock name of the common input source of all dividers from the same group that support a common update

#### 6.1.2.7 struct Clock\_Ip\_FracDivConfigType

Clock fractional divider configuration structure. Implements Clock\_Ip\_FracDivConfigType\_Class.

Definition at line 2769 of file Clock\_Ip\_Types.h.

### Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock name associated to fractional divider.
uint8	Enable	Enable control for port n
uint32	Value[2U]	Fractional dividers

#### 6.1.2.8 struct Clock\_Ip\_ExtClkConfigType

Clock external clock configuration structure. Implements `Clock_Ip_ExtClkConfigType_Class`.

Definition at line 2781 of file `Clock_Ip_Types.h`.

### Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock name of the external clock.
uint32	Value	Enable value - if value is zero then clock is gated, otherwise is enabled in different modes.

#### 6.1.2.9 struct Clock\_Ip\_PcfsConfigType

Clock Source PCFS configuration structure. Implements `Clock_Ip_PcfsConfigType_Class`.

Definition at line 2792 of file `Clock_Ip_Types.h`.

### Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock source from which ramp-down and to which ramp-up are processed.
uint32	MaxAllowableIDDchange	Maximum variation of current per time (mA/microsec) - max allowable IDD change is determined by the user's power supply design.
uint32	StepDuration	Step duration of each PCFS step
<a href="#">Clock_Ip_NameType</a>	SelectorName	Name of the selector that supports PCFS and name is one the inputs that can be selected
uint32	ClockSourceFrequency	Frequency of the clock source from which ramp-down and to which ramp-up are processed.

#### 6.1.2.10 struct Clock\_Ip\_GateConfigType

Clock gate clock configuration structure. Implements `Clock_Ip_GateConfigType_Class`.

Definition at line 2806 of file Clock\_Ip\_Types.h.

Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock name associated to clock gate.
uint16	Enable	Enable or disable clock

#### 6.1.2.11 struct Clock\_Ip\_CmuConfigType

Clock cmu configuration structure. Implements Clock\_Ip\_CmuConfigType\_Class.

Definition at line 2817 of file Clock\_Ip\_Types.h.

Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock name associated to clock monitor.
uint8	Enable	Enable/disable clock monitor
uint32	Interrupt	Enable/disable interrupt
uint32	MonitoredClockFrequency	Frequency of the clock source from which ramp-down and to which ramp-up are processed.

#### 6.1.2.12 struct Clock\_Ip\_ConfiguredFrequencyType

Configured frequency structure. Implements Clock\_Ip\_ConfiguredFrequencyType\_Class.

Definition at line 2829 of file Clock\_Ip\_Types.h.

Data Fields

Type	Name	Description
<a href="#">Clock_Ip_NameType</a>	Name	Clock name of the configured frequency value
uint32	ConfiguredFrequencyValue	Configured frequency value

#### 6.1.2.13 struct Clock\_Ip\_SpecificPerpihParamType

Clock Specific peripheral configure. Implements Clock\_Ip\_SpecificPerpihParamType\_Class.

Definition at line 2839 of file Clock\_Ip\_Types.h.

#### 6.1.2.14 struct Clock\_IP\_SpecificPeriphConfigType

Clock Specific peripheral structure. Implements Clock\_IP\_SpecificPeriphConfigType\_Class.

Definition at line 2849 of file Clock\_Ip\_Types.h.

#### 6.1.2.15 struct Clock\_Ip\_ClockConfigType

Clock configuration structure. Implements Clock\_Ip\_ClockConfigType\_Class.

Definition at line 2859 of file Clock\_Ip\_Types.h.

Data Fields

	Type	Name	Description
	uint32	ClkConfigId	The ID for Clock configuration
	uint8	IrcoscsCount	IRCOSCs count
	uint8	XoscsCount	XOSCs count
	uint8	PllsCount	PLLs count
	uint8	SelectorsCount	Selectors count
	uint8	DividersCount	Dividers count
	uint8	DividerTriggersCount	Divider triggers count
	uint8	FracDivsCount	Fractional dividers count
	uint8	ExtClksCount	External clocks count
	uint8	GatesCount	Clock gates count
	uint8	PcfsCount	Clock pcfs count
	uint8	CmusCount	Clock cmus count
	uint8	ConfigureFrequenciesCount	Configured frequencies count
<a href="#">Clock_Ip_IrcoscConfigType</a>		Ircoscs[1U]	IRCOSCs
<a href="#">Clock_Ip_XoscConfigType</a>		Xoscs[1U]	XOSCs
<a href="#">Clock_Ip_PllConfigType</a>		Plls[1U]	PLLs
<a href="#">Clock_Ip_SelectorConfigType</a>		Selectors[1U]	Selectors
<a href="#">Clock_Ip_DividerConfigType</a>		Dividers[1U]	Dividers
<a href="#">Clock_Ip_DividerTriggerConfigType</a>		DividerTriggers[1U]	Divider triggers
<a href="#">Clock_Ip_FracDivConfigType</a>		FracDivs[1U]	Fractional dividers
<a href="#">Clock_Ip_ExtClkConfigType</a>		ExtClks[1U]	External clocks
<a href="#">Clock_Ip_GateConfigType</a>		Gates[1U]	Clock gates
<a href="#">Clock_Ip_PcfsConfigType</a>		Pcfs[1U]	Progressive clock switching
<a href="#">Clock_Ip_CmuConfigType</a>		Cmus[1U]	Clock cmus
<a href="#">Clock_IP_SpecificPeriphConfigType</a>		SpecificPeriphConfiguration	Clock specific peripheral configuration
<a href="#">Clock_Ip_ConfiguredFrequencyType</a>		ConfiguredFrequencies[1U]	Configured frequency values

### 6.1.3 Types Reference



### 6.1.3.1 Clock\_Ip\_NotificationsCallbackType

```
typedef void(* Clock_Ip_NotificationsCallbackType) (Clock_Ip_NotificationType Error, Clock_Ip_NameType
ClockName)
```

Clock notifications callback type. Implements ClockNotificationsCallbackType\_Class.

Definition at line 2654 of file Clock\_Ip\_Types.h.

## 6.1.4 Enum Reference

### 6.1.4.1 Clock\_Ip\_ClockNameSourceType

```
enum Clock_Ip_ClockNameSourceType
```

Clock ip source type.

Enumerator

UNKNOWN_TYPE	Clock path from source to this clock name has at least one selector.
IRCOSC_TYPE	Source is an internal oscillator.
XOSC_TYPE	Source is an external oscillator.
PLL_TYPE	Source is a pll.
EXT_CLK_TYPE	Source is an external clock.
SERDES_TYPE	Source is a SERDES.

Definition at line 248 of file Clock\_Ip\_Private.h.

### 6.1.4.2 Clock\_Ip\_PllStatusReturnType

```
enum Clock_Ip_PllStatusReturnType
```

Clock pll status return codes.

Enumerator

STATUS_PLL_NOT_ENABLED	Not enabled
STATUS_PLL_UNLOCKED	Unlocked
STATUS_PLL_LOCKED	Locked

Definition at line 262 of file Clock\_Ip\_Private.h.

### 6.1.4.3 Clock\_Ip\_DfsStatusType

enum `Clock_Ip_DfsStatusType`

Clock dfs status return codes.

Enumerator

STATUS_DFS_NOT_ENABLED	Not enabled
STATUS_DFS_UNLOCKED	Unlocked
STATUS_DFS_LOCKED	Locked

Definition at line 272 of file `Clock_Ip_Private.h`.

### 6.1.4.4 Clock\_Ip\_CommandType

enum `Clock_Ip_CommandType`

Clock ip specific commands.

Enumerator

CLOCK_IP_RESERVED_COMMAND	Reserved command
CLOCK_IP_INITIALIZE_PLATFORM_COMMAND	Specific platform objects
CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND	Initialize clock objects
CLOCK_IP_SET_USER_ACCESS_ALLOWED_COMMAND	User access allowed
CLOCK_IP_DISABLE_SAFE_CLOCK_COMMAND	Disable safe clock

Definition at line 282 of file `Clock_Ip_Private.h`.

### 6.1.4.5 Clock\_Ip\_PowerModesType

enum `Clock_Ip_PowerModesType`

Power modes.

Definition at line 197 of file `Clock_Ip_Types.h`.

#### 6.1.4.6 Clock\_Ip\_PowerNotificationType

enum `Clock_Ip_PowerNotificationType`

Power mode notification.

Definition at line 208 of file `Clock_Ip_Types.h`.

#### 6.1.4.7 Clock\_Ip\_NameType

enum `Clock_Ip_NameType`

Clock names.

Definition at line 218 of file `Clock_Ip_Types.h`.

#### 6.1.4.8 Clock\_Ip\_StatusType

enum `Clock_Ip_StatusType`

Clock ip status return codes.

Enumerator

<code>CLOCK_IP_SUCCESS</code>	Clock tree was initialized successfully.
<code>CLOCK_IP_ERROR</code>	One of the elements timeout, clock tree couldn't be initialized.

Definition at line 2593 of file `Clock_Ip_Types.h`.

#### 6.1.4.9 Clock\_Ip\_PllStatusType

enum `Clock_Ip_PllStatusType`

Clock ip pll status return codes.

Enumerator

<code>CLOCK_IP_PLL_LOCKED</code>	PLL is locked
<code>CLOCK_IP_PLL_UNLOCKED</code>	PLL is unlocked
<code>CLOCK_IP_PLL_STATUS_UNDEFINED</code>	PLL Status is unknown

Definition at line 2601 of file Clock\_Ip\_Types.h.

### 6.1.4.10 Clock\_Ip\_CmuStatusType

```
enum Clock_Ip_CmuStatusType
```

Clock ip cmu status return codes.

Enumerator

CLOCK_IP_CMU_IN_RANGE	Frequency is in range
CLOCK_IP_CMU_HIGH_FREQ	Frequency is higher than high limit
CLOCK_IP_CMU_LOW_FREQ	Frequency is lower than low limit
CLOCK_IP_CMU_STATUS_UNDEFINED	CMU status is unknown

Definition at line 2610 of file Clock\_Ip\_Types.h.

### 6.1.4.11 Clock\_Ip\_NotificationType

```
enum Clock_Ip_NotificationType
```

Clock ip report error types.

Enumerator

CLOCK_IP_CMU_ERROR	Cmu Fccu notification.
CLOCK_IP_REPORT_TIMEOUT_ERROR	Report Timeout Error.
CLOCK_IP_REPORT_FXOSC_CONFIGURATION_ERROR	Report Fxosc Configuration Error.
CLOCK_IP_REPORT_CLOCK_MUX_SWITCH_ERROR	Report Clock Mux Switch Error.
CLOCK_IP_RAM_MEMORY_CONFIG_ENTRY	Ram config entry point.
CLOCK_IP_RAM_MEMORY_CONFIG_EXIT	Ram config exit point.
CLOCK_IP_FLASH_MEMORY_CONFIG_ENTRY	Flash config entry point.
CLOCK_IP_FLASH_MEMORY_CONFIG_EXIT	Flash config exit point.
CLOCK_IP_ACTIVE	Report Clock Active.
CLOCK_IP_INACTIVE	Report Clock Inactive.

Definition at line 2619 of file Clock\_Ip\_Types.h.

#### 6.1.4.12 Clock\_Ip\_TriggerDividerType

enum `Clock_Ip_TriggerDividerType`

Clock ip trigger divider type.

Enumerator

IMMEDIATE_DIVIDER_UPDATE	Immediate divider update.
COMMON_TRIGGER_DIVIDER_UPDATE	Common trigger divider update.

Definition at line 2634 of file `Clock_Ip_Types.h`.

#### 6.1.4.13 Clock\_Ip\_SpecificPeriphParamType

enum `Clock_Ip_SpecificPeriphParamType`

specific peripheral.

Definition at line 2642 of file `Clock_Ip_Types.h`.

### 6.1.5 Function Reference

#### 6.1.5.1 Clock\_Ip\_Init()

```
Clock_Ip_StatusType Clock_Ip_Init (
    Clock_Ip_ClockConfigType const * Config )
```

Set clock configuration according to pre-defined structure.

This function sets system to target clock configuration; It sets the clock modules registers for clock mode change.

Parameters

in	<i>Config</i>	Pointer to configuration structure.
----	---------------	-------------------------------------

Returns

void

### Note

If external clock is used in the target mode, please make sure it is enabled, for example, if the external oscillator is used, please setup correctly.

#### 6.1.5.2 Clock\_Ip\_InitClock()

```
void Clock_Ip_InitClock (
    Clock_Ip_ClockConfigType const * Config )
```

Set the PLL and other MCU specific clock options.

This function initializes the PLL and other MCU specific clock options. The clock configuration parameters are provided via the configuration structure.

This function shall start the PLL lock procedure (if PLL shall be initialized) and shall return without waiting until the PLL is locked.

#### Parameters

in	<i>Config</i>	Pointer to configuration structure.
----	---------------	-------------------------------------

#### Returns

void

#### 6.1.5.3 Clock\_Ip\_GetPllStatus()

```
Clock_Ip_PllStatusType Clock_Ip_GetPllStatus (
    void )
```

Returns the lock status of the PLL.

This function returns status of the PLL: undefined, unlocked or locked. This function returns undefined status if this function is called prior to calling of the function `Clock_Ip_InitClock`

#### Returns

Status. Pll lock status

#### 6.1.5.4 Clock\_Ip\_DistributePll()

```
void Clock_Ip_DistributePll (
    void )
```

Activates the PLL in MCU clock distribution.

This function activates the PLL clock to the MCU clock distribution.

This function removes the current clock source (for example internal oscillator clock) from MCU clock distribution.

Application layer calls this function after the status of the PLL has been detected as locked by the function `Clock_Ip_GetPllStatus`.

The function `Clock_Ip_DistributePll` shall return without affecting the MCU hardware if the PLL clock has been automatically activated by the MCU hardware.

Returns

void

#### 6.1.5.5 Clock\_Ip\_InstallNotificationsCallback()

```
void Clock_Ip_InstallNotificationsCallback (
    Clock_Ip_NotificationsCallbackType Callback )
```

Install a clock notifications callback.

This function installs a callback for reporting notifications from clock driver

Parameters

in	<i>Clock_Ip_NotificationsCallbackType</i>	notifications callback
----	---	------------------------

Returns

void

#### 6.1.5.6 Clock\_Ip\_ClearClockMonitorStatus()

```
void Clock_Ip_ClearClockMonitorStatus (
    Clock_Ip_NameType ClockName )
```

Clears status flags for a monitor clock.

This function clears status flags for a monitor clock.

Parameters

in	<i>ClockName</i>	Clock Name.
----	------------------	-------------

Returns

void

### 6.1.5.7 Clock\_Ip\_GetClockMonitorStatus()

```
Clock_Ip_CmuStatusType Clock_Ip_GetClockMonitorStatus (  
    Clock_Ip_NameType ClockName )
```

Returns the clock monitor status.

This function returns status of the clock monitor: undefined, lower, higher, in range. This function returns undefined status if this function is called when corresponding cmu is not enabled.

Returns

Status. Cmu status

### 6.1.5.8 Clock\_Ip\_DisableClockMonitor()

```
void Clock_Ip_DisableClockMonitor (  
    Clock_Ip_NameType ClockName )
```

Disables a clock monitor.

This function disables a clock monitor.

Parameters

in	<i>ClockName</i>	Clock Name.
----	------------------	-------------

Returns

void



**6.1.5.9 Clock\_Ip\_DisableModuleClock()**

```
void Clock_Ip_DisableModuleClock (
    Clock_Ip_NameType ClockName )
```

Disables clock for a peripheral.

This function disables clock for a peripheral.

Parameters

in	<i>ClockName</i>	Clock Name.
----	------------------	-------------

Returns

void

**6.1.5.10 Clock\_Ip\_EnableModuleClock()**

```
void Clock_Ip_EnableModuleClock (
    Clock_Ip_NameType ClockName )
```

Enables clock for a peripheral.

This function enables clock for a peripheral.

Parameters

in	<i>ClockName</i>	Clock Name.
----	------------------	-------------

Returns

void

**6.1.5.11 Clock\_Ip\_StartTimeout()**

```
void Clock_Ip_StartTimeout (
    uint32 * StartTimeOut,
    uint32 * ElapsedTimeOut,
    uint32 * TimeoutTicksOut,
    uint32 TimeoutUs )
```

Initializes a starting reference point for timeout.

### Parameters

out	<i>StartTimeOut</i>	The starting time from which elapsed time is measured
out	<i>ElapsedTimeOut</i>	The elapsed time to be passed to Clock_Ip_TimeoutExpired
out	<i>TimeoutTicksOut</i>	The timeout value (in ticks) to be passed to Clock_Ip_TimeoutExpired
in	<i>TimeoutUs</i>	The timeout value (in microseconds)

### 6.1.5.12 Clock\_Ip\_TimeoutExpired()

```
boolean Clock_Ip_TimeoutExpired (
    uint32 * StartTimeInOut,
    uint32 * ElapsedTimeInOut,
    uint32 TimeoutTicks )
```

Checks for timeout condition.

### Parameters

in, out	<i>StartTimeInOut</i>	The starting time from which elapsed time is measured
in, out	<i>ElapsedTimeInOut</i>	The accumulated elapsed time from the starting time reference
in	<i>TimeoutTicks</i>	The timeout limit (in ticks)

## 6.2 Mcu Driver

### 6.2.1 Detailed Description

#### Data Structures

- struct [Mcu\\_ConfigType](#)  
*Initialization data for the MCU driver. [More...](#)*

#### Macros

- `#define` [MCU\\_VENDOR\\_ID](#)  
*Import all data types from lower layers that should be exported. [Mcu.h](#) shall include [Mcu\\_Cfg.h](#) for the API pre-compiler switches.*
- `#define` [MCU\\_STOP\\_SEC\\_CONFIG\\_DATA\\_UNSPECIFIED](#)  
*Export Post-Build configurations.*

#### Types Reference

- typedef [Power\\_Ip\\_HwIPsConfigType](#) [Mcu\\_HwIPsConfigType](#)  
*Mcu driver configuration structure.*
- typedef [Ram\\_Ip\\_RamConfigType](#) [Mcu\\_RamConfigType](#)  
*Definition of a Clock configuration.*
- typedef [Power\\_Ip\\_ModeConfigType](#) [Mcu\\_ModeConfigType](#)  
*Definition of a Mode configuration.*

#### Function Reference

- void [Mcu\\_Init](#) (const [Mcu\\_ConfigType](#) \*ConfigPtr)  
*MCU driver initialization function.*
- Std\_ReturnType [Mcu\\_InitRamSection](#) ([Mcu\\_RamSectionType](#) RamSection)  
*MCU driver initialization of Ram sections.*
- void [Mcu\\_SetMode](#) ([Mcu\\_ModeType](#) McuMode)  
*This function sets the MCU power mode.*
- [Mcu\\_PllStatusType](#) [Mcu\\_GetPllStatus](#) (void)  
*This function returns the lock status of the PLL.*
- [Mcu\\_ResetType](#) [Mcu\\_GetResetReason](#) (void)  
*This function returns the Reset reason.*
- [Mcu\\_RawResetType](#) [Mcu\\_GetResetRawValue](#) (void)  
*This function returns the Raw Reset value.*
- void [Mcu\\_ReportDemTimeoutError](#) (void)  
*Reports timeout error to DEM.*
- void [Mcu\\_ReportDemSwitchModeError](#) (void)  
*Reports failed switch mode to DEM.*

## 6.2.2 Data Structure Documentation

### 6.2.2.1 struct Mcu\_ConfigType

Initialization data for the MCU driver.

A pointer to such a structure is provided to the MCU initialization routines for configuration.

Definition at line 170 of file Mcu.h.

#### Data Fields

- const Mcu\_DemConfigType \* [DemConfigPtr](#)  
*DEM error reporting configuration.*
- Mcu\_RamSectionType [NoRamConfigs](#)  
*Total number of MCU modes.*
- const [Mcu\\_RamConfigType](#)(\* [RamConfigArrayPtr](#) )[MCU\_MAX\_RAMCONFIGS]  
*RAM data configuration.*
- const [Mcu\\_HwIPsConfigType](#) \* [HwIPsConfigPtr](#)  
*IPs data generic configuration.*

#### 6.2.2.1.1 Field Documentation

##### 6.2.2.1.1.1 [DemConfigPtr](#) const Mcu\_DemConfigType\* [DemConfigPtr](#)

DEM error reporting configuration.

<

Total number of RAM sections.

Definition at line 179 of file Mcu.h.

##### 6.2.2.1.1.2 [NoRamConfigs](#) Mcu\_RamSectionType [NoRamConfigs](#)

Total number of MCU modes.

Definition at line 182 of file Mcu.h.

#### 6.2.2.1.1.3 RamConfigArrayPtr `const Mcu_RamConfigType (* RamConfigArrayPtr) [MCU_MAX_RAMCONFIGS]`

RAM data configuration.

<

Power Modes data configuration.

Definition at line 193 of file Mcu.h.

#### 6.2.2.1.1.4 HwIPsConfigPtr `const Mcu_HwIPsConfigType* HwIPsConfigPtr`

IPs data generic configuration.

<

Definition at line 204 of file Mcu.h.

### 6.2.3 Macro Definition Documentation

#### 6.2.3.1 MCU\_VENDOR\_ID

```
#define MCU_VENDOR_ID
```

Import all data types from lower layers that should be exported. [Mcu.h](#) shall include [Mcu\\_Cfg.h](#) for the API pre-compiler switches.

Definition at line 64 of file Mcu.h.

#### 6.2.3.2 MCU\_STOP\_SEC\_CONFIG\_DATA\_UNSPECIFIED

```
#define MCU_STOP_SEC_CONFIG_DATA_UNSPECIFIED
```

Export Post-Build configurations.

Definition at line 242 of file Mcu.h.

### 6.2.4 Types Reference

### 6.2.4.1 Mcu\_HwIPsConfigType

```
typedef Power_Ip_HwIPsConfigType Mcu_HwIPsConfigType
```

Mcu driver configuration structure.

Configuration for SIU reset configuration module. Configuration for power management and SSCM. Configuration for FLASH controller. Used by "Mcu\_ConfigType" structure.

Definition at line 194 of file Mcu\_Ipw\_Types.h.

### 6.2.4.2 Mcu\_RamConfigType

```
typedef Ram_Ip_RamConfigType Mcu_RamConfigType
```

Definition of a Clock configuration.

This configuration is transmitted as parameter to Mcu\_Ipw\_InitClock() API. Used by "Mcu\_ConfigType" structure.

Note

The structure [Mcu\\_ConfigType](#) shall provide a configurable (enable/ disable) clock failure notification if the MCU provides an interrupt for such detection.

Definition at line 221 of file Mcu\_Ipw\_Types.h.

### 6.2.4.3 Mcu\_ModeConfigType

```
typedef Power_Ip_ModeConfigType Mcu_ModeConfigType
```

Definition of a Mode configuration.

This configuration is transmitted as parameter to Mcu\_Ipw\_SetMode() API. Used by "Mcu\_ConfigType" structure.

Definition at line 231 of file Mcu\_Ipw\_Types.h.

## 6.2.5 Function Reference

### 6.2.5.1 Mcu\_Init()

```
void Mcu_Init (
    const Mcu\_ConfigType * ConfigPtr )
```

MCU driver initialization function.

This routine initializes the MCU Driver. The intention of this function is to make the configuration setting for power down, clock and Ram sections visible within the MCU Driver.

Parameters

in	<i>ConfigPtr</i>	Pointer to configuration structure.
----	------------------	-------------------------------------

Returns

void

#### 6.2.5.2 Mcu\_InitRamSection()

```
Std_ReturnType Mcu_InitRamSection (
    Mcu_RamSectionType RamSection )
```

MCU driver initialization of Ram sections.

Function initializes the ram section selected by RamSection parameter. The section base address, size and value to be written are provided from the configuration structure. The function will write the value specified in the configuration structure indexed by RamSection. After the write it will read back the RAM to verify that the requested value was written.

Parameters

in	<i>RamSection</i>	Index of ram section from configuration structure to be initialized.
----	-------------------	--

Returns

Command has or has not been accepted.

Return values

<i>E_OK</i>	Valid parameter, the driver state allowed execution and the RAM check was successful
<i>E_NOT_OK</i>	Invalid parameter, the driver state did not allowed execution or the RAM check was not successful

#### 6.2.5.3 Mcu\_SetMode()

```
void Mcu_SetMode (
    Mcu_ModeType McuMode )
```

This function sets the MCU power mode.

This function activates MCU power mode from config structure selected by McuMode parameter. If the driver state is invalid or McuMode is not in range the function will skip changing the mcu mode.

Parameters

in	<i>McuMode</i>	MCU mode setting ID from config structure to be set.
----	----------------	--

Returns

void

6.2.5.4 Mcu\_GetPllStatus()

```
Mcu_PllStatusType Mcu_GetPllStatus (  
    void )
```

This function returns the lock status of the PLL.

The user takes care that the PLL is locked by executing Mcu\_GetPllStatus. If the MCU\_NO\_PLL is TRUE the Mcu\_GetPllStatus has to return MCU\_PLL\_STATUS\_UNDEFINED. It will also return MCU\_PLL\_STATUS\_UNDEFINED if the driver state was invalid

Returns

Mcu\_PllStatusType Provides the lock status of the PLL.

Return values

<i>MCU_PLL_STATUS_UNDEFINED</i>	PLL Status is unknown.
<i>MCU_PLL_LOCKED</i>	PLL is locked.
<i>MCU_PLL_UNLOCKED</i>	PLL is unlocked.

6.2.5.5 Mcu\_GetResetReason()

```
Mcu_ResetType Mcu_GetResetReason (  
    void )
```

This function returns the Reset reason.

This routine returns the Reset reason that is read from the hardware.

Returns

Mcu\_ResetType Reason of the Reset event.



### 6.2.5.6 Mcu\_GetResetRawValue()

```
Mcu_RawResetType Mcu_GetResetRawValue (
    void )
```

This function returns the Raw Reset value.

This routine returns the Raw Reset value that is read from the hardware.

Returns

Mcu\_RawResetType Description of the returned value.

Return values

<i>uint32</i>	Code of the Raw reset value.
---------------	------------------------------

### 6.2.5.7 Mcu\_ReportDemTimeoutError()

```
void Mcu_ReportDemTimeoutError (
    void )
```

Reports timeout error to DEM.

Checks if the timeout expired and reports the timeout error to DEM if that is the case.

Parameters

in	<i>u32Timeout</i>	Maximum timeout to be waited.
----	-------------------	-------------------------------

Returns

void.

### 6.2.5.8 Mcu\_ReportDemSwitchModeError()

```
void Mcu_ReportDemSwitchModeError (
    void )
```

Reports failed switch mode to DEM.

Directly reports the clock multiplexer switch error to DEM.

## Module Documentation

### Parameters

in	<i>void.</i>	
----	--------------	--

### Returns

*void.*

## 6.3 Power Ip Driver

### 6.3.1 Detailed Description

#### Data Structures

- struct [Power\\_Ip\\_PMC\\_ConfigType](#)  
*Configuration for PMC. [More...](#)*
- struct [Power\\_Ip\\_RCM\\_ConfigType](#)  
*RCM IP configuration. [More...](#)*
- struct [Power\\_Ip\\_SMC\\_ConfigType](#)  
*SMC IP configuration. [More...](#)*
- struct [Power\\_Ip\\_HwIPsConfigType](#)  
  
*[More...](#)*
- struct [Power\\_Ip\\_ModeConfigType](#)  
*Definition of a MCU mode section in the configuration structure. [More...](#)*

#### Types Reference

- typedef uint32 [Power\\_Ip\\_ModeType](#)  
*The [Power\\_Ip\\_ModeType](#) specifies the identification (ID) for a MCU mode, configured via configuration structure.*
- typedef uint32 [Power\\_Ip\\_RawResetType](#)  
*The type [Mcu\\_RawResetType](#) specifies the reset reason in raw register format, read from a reset status register.*
- typedef void(\* [Power\\_Ip\\_ReportErrorsCallbackType](#)) ([Power\\_Ip\\_ReportErrorType](#) Error, uint8 ErrorCode)  
*Power report error callback structure. Implements [PowerReportErrorCallbackType\\_Class](#).*

#### Enum Reference

- enum [Power\\_Ip\\_PowerModeType](#)  
*Power Modes encoding.*
- enum [Power\\_Ip\\_ReportErrorType](#)  
*Power ip report error types.*

## Function Reference

- void [Power\\_Ip\\_Init](#) (const [Power\\_Ip\\_HwIPsConfigType](#) \*HwIPsConfigPtr)  
*Power initialization.*
- void [Power\\_Ip\\_SetMode](#) (const [Power\\_Ip\\_ModeConfigType](#) \*ModeConfigPtr)  
*Sets mode.*
- [Power\\_Ip\\_ResetType](#) [Power\\_Ip\\_GetResetReason](#) (void)  
*Returns reset type.*
- [Power\\_Ip\\_RawResetType](#) [Power\\_Ip\\_GetResetRawValue](#) (void)  
*Returns raw reset type.*
- void [Power\\_Ip\\_InstallNotificationsCallback](#) ([Power\\_Ip\\_ReportErrorsCallbackType](#) ReportErrorsCallback)  
*Install report error callback.*
- void [Power\\_Ip\\_StartTimeout](#) (uint32 \*StartTimeOut, uint32 \*ElapsedTimeOut, uint32 \*TimeoutTicksOut, uint32 TimeoutUs)  
*Initializes a starting reference point for timeout.*
- boolean [Power\\_Ip\\_TimeoutExpired](#) (uint32 \*StartTimeInOut, uint32 \*ElapsedTimeInOut, uint32 TimeoutTicks)  
*Checks for timeout condition.*

## 6.3.2 Data Structure Documentation

### 6.3.2.1 struct [Power\\_Ip\\_PMC\\_ConfigType](#)

Configuration for PMC.

The power control unit (PMC) acts as a bridge for mapping the PMC peripheral to the PMC address space.

Definition at line 165 of file [Power\\_Ip\\_PMC\\_Types.h](#).

Data Fields

Type	Name	Description
uint8	Lvdsc2	Trimming Register (PMC_LVDSC2).
uint8	Regsc	Trimming Register (PMC_REGSC).

### 6.3.2.2 struct [Power\\_Ip\\_RCM\\_ConfigType](#)

RCM IP configuration.

This structure contains information for peripheral configuration

Definition at line 210 of file [Power\\_Ip\\_RCM\\_Types.h](#).

### 6.3.2.3 struct Power\_Ip\_SMC\_ConfigType

SMC IP configuration.

This structure contains information for allowed modes

Definition at line 175 of file Power\_Ip\_SMC\_Types.h.

### 6.3.2.4 struct Power\_Ip\_HwIPsConfigType

Definition at line 185 of file Power\_Ip\_Types.h.

Data Fields

Type	Name	Description
const <a href="#">Power_Ip_RCM_ConfigType</a> *	RCMConfigPtr	Configuration for RCM (Reset Generation Module) hardware IP. < Configuration for PMC (Power Management Unit) hardware IP, part of PMC.
const <a href="#">Power_Ip_PMC_ConfigType</a> *	PMCCConfigPtr	Configuration for SMC hardware IP.
const <a href="#">Power_Ip_SMC_ConfigType</a> *	SMCCConfigPtr	

### 6.3.2.5 struct Power\_Ip\_ModeConfigType

Definition of a MCU mode section in the configuration structure.

Specifies the system behaviour during the selected target mode. Data set and configured by Mcu\_SetMode call.

Definition at line 215 of file Power\_Ip\_Types.h.

Data Fields

Type	Name	Description
<a href="#">Power_Ip_ModeType</a>	ModeConfigId	The ID for Power Mode configuration. < Power modes control configuration
<a href="#">Power_Ip_PowerModeType</a>	PowerMode	Indicates sleep-on-exit configuration.
uint8	SleepOnExit	

## 6.3.3 Types Reference

### 6.3.3.1 Power\_Ip\_ModeType

```
typedef uint32 Power_Ip_ModeType
```

The Power\_Ip\_ModeType specifies the identification (ID) for a MCU mode, configured via configuration structure.

The type shall be uint8, uint16 or uint32.

Definition at line 179 of file Power\_Ip\_Types.h.

### 6.3.3.2 Power\_Ip\_RawResetType

```
typedef uint32 Power_Ip_RawResetType
```

The type Mcu\_RawResetType specifies the reset reason in raw register format, read from a reset status register.

The type shall be uint8, uint16 or uint32 based on best performance.

Destructive and Functional Reset Events Log.

Definition at line 232 of file Power\_Ip\_Types.h.

### 6.3.3.3 Power\_Ip\_ReportErrorsCallbackType

```
typedef void(* Power_Ip_ReportErrorsCallbackType) (Power_Ip_ReportErrorType Error, uint8 ErrorCode)
```

Power report error callback structure. Implements PowerReportErrorCallbackType\_Class.

Definition at line 248 of file Power\_Ip\_Types.h.

## 6.3.4 Enum Reference

### 6.3.4.1 Power\_Ip\_PowerModeType

```
enum Power_Ip_PowerModeType
```

Power Modes encoding.

Supported power modes for SMC hw IP.

Enumerator

POWER_IP_RUN_MODE	Run Mode.
POWER_IP_HSRUN_MODE	High Speed Mode.
POWER_IP_VLPR_MODE	Very Low Power Run Mode.
POWER_IP_VLPS_MODE	Very Low Power Stop Mode.
POWER_IP_STOP1_MODE	Stop 1 Mode.
POWER_IP_STOP2_MODE	Stop 2 Mode.

Definition at line 200 of file Power\_Ip\_Types.h.

#### 6.3.4.2 Power\_Ip\_ReportErrorType

```
enum Power_Ip_ReportErrorType
```

Power ip report error types.

Enumerator

POWER_IP_REPORT_TIMEOUT_ERROR	Report Timeout Error.
POWER_IP_ISR_ERROR	Notification Error.
POWER_IP_PMC_ERROR	Notification PMC.
POWER_IP_REPORT_SWITCH_MODE_ERROR	Report switch mode Error.
POWER_IP_REPORT_VLPSA_NOTIFICATION	Report the VLPS transition was aborted.

Definition at line 235 of file Power\_Ip\_Types.h.

### 6.3.5 Function Reference

#### 6.3.5.1 Power\_Ip\_Init()

```
void Power_Ip_Init (
    const Power_Ip_HwIPsConfigType * HwIPsConfigPtr )
```

Power initialization.

This function power initialization

Parameters

in	<i>HwIPsConfigPtr</i>	power initialization configuration.
----	-----------------------	-------------------------------------

Returns

void

### 6.3.5.2 Power\_Ip\_SetMode()

```
void Power_Ip_SetMode (
    const Power_Ip_ModeConfigType * ModeConfigPtr )
```

Sets mode.

This function sets mode.

Parameters

in	<i>ModeConfigPtr</i>	power set mote configuration.
----	----------------------	-------------------------------

Returns

void

### 6.3.5.3 Power\_Ip\_GetResetReason()

```
Power_Ip_ResetType Power_Ip_GetResetReason (
    void )
```

Returns reset type.

This function returns reset type.

Returns

Power\_Ip\_ResetType Reset type

### 6.3.5.4 Power\_Ip\_GetResetRawValue()

```
Power_Ip_RawResetType Power_Ip_GetResetRawValue (
    void )
```

Returns raw reset type.

This function returns raw reset type.

Returns

Power\_Ip\_RawResetType Raw reset type



### 6.3.5.5 Power\_Ip\_InstallNotificationsCallback()

```
void Power_Ip_InstallNotificationsCallback (
    Power_Ip_ReportErrorsCallbackType ReportErrorsCallback )
```

Install report error callback.

This function installs a callback for reporting errors from power driver

Parameters

in	<i>ReportErrorsCallback</i>	Callback to be installed.
----	-----------------------------	---------------------------

Returns

void

### 6.3.5.6 Power\_Ip\_StartTimeout()

```
void Power_Ip_StartTimeout (
    uint32 * StartTimeOut,
    uint32 * ElapsedTimeOut,
    uint32 * TimeoutTicksOut,
    uint32 TimeoutUs )
```

Initializes a starting reference point for timeout.

Parameters

out	<i>StartTimeOut</i>	The starting time from which elapsed time is measured
out	<i>ElapsedTimeOut</i>	The elapsed time to be passed to PowerTimeoutExpired
out	<i>TimeoutTicksOut</i>	The timeout value (in ticks) to be passed to PowerTimeoutExpired
in	<i>TimeoutUs</i>	The timeout value (in microseconds)

### 6.3.5.7 Power\_Ip\_TimeoutExpired()

```
boolean Power_Ip_TimeoutExpired (
    uint32 * StartTimeInOut,
    uint32 * ElapsedTimeInOut,
    uint32 TimeoutTicks )
```

Checks for timeout condition.

## Module Documentation

### Parameters

in, out	<i>StartTimeInOut</i>	The starting time from which elapsed time is measured
in, out	<i>ElapsedTimeInOut</i>	The accumulated elapsed time from the starting time reference
in	<i>TimeoutTicks</i>	The timeout limit (in ticks)

## 6.4 Ram Ip Driver

### 6.4.1 Detailed Description

#### Data Structures

- struct [Ram\\_Ip\\_RamConfigType](#)

*Definition of a RAM section within the configuration structure. The definitions for each RAM section within the structure `Ram_Ip_ConfigType` shall contain: [More...](#)*

#### Types Reference

- typedef uint32 [Ram\\_Ip\\_RamSectionType](#)

*The `Ram_Ip_RamSectionType` specifies the identification (ID) for a RAM section, configured via the configuration structure. The type shall be uint8, uint16 or uint32, based on best performance.*

- typedef uint32 [Ram\\_Ip\\_RamIndexType](#)

*The `Ram_Ip_RamIndexType` specifies the variable for indexing RAM sections. The type shall be uint8, uint16 or uint32, based on best performance.*

- typedef uint32 [Ram\\_Ip\\_RamSizeType](#)

*The `Ram_Ip_RamSizeType` specifies the RAM section size. The type shall be uint8, uint16 or uint32, based on best performance.*

- typedef uint32 [Ram\\_Ip\\_RamWriteSizeType](#)

*The `Ram_Ip_RamWriteSizeType` specifies the RAM section write size. The type shall be uint8, uint16 or uint32, based on best performance.*

#### Enum Reference

- enum [Ram\\_Ip\\_RamReportErrorType](#)

*Ram ip report error types.*

- enum [Ram\\_Ip\\_StatusType](#)

*Ram ip status return codes.*

#### Function Reference

- [Ram\\_Ip\\_StatusType Ram\\_Ip\\_InitRamSection](#) (const [Ram\\_Ip\\_RamConfigType](#) \*RamConfigPtr)

*Initializes RAM section.*

### 6.4.2 Data Structure Documentation

#### 6.4.2.1 struct `Ram_Ip_RamConfigType`

Definition of a RAM section within the configuration structure. The definitions for each RAM section within the structure `Ram_Ip_ConfigType` shall contain:

- RAM section base address
- Section size
- Data pre-setting to be initialized
- RAM write size

Definition at line 163 of file `Ram_Ip_Types.h`.

### Data Fields

Type	Name	Description
<a href="#">Ram_Ip_RamSectionType</a>	RamSectorId	The ID for Ram Sector configuration.
uint8(*)	RamBaseAddrPtr)[1U]	RAM section base address.
<a href="#">Ram_Ip_RamSizeType</a> *	RamSize	RAM section size.
uint64	RamDefaultValue	RAM default value for initialization.
<a href="#">Ram_Ip_RamWriteSizeType</a>	RamWriteSize	RAM section write size.

## 6.4.3 Types Reference

### 6.4.3.1 Ram\_Ip\_RamSectionType

```
typedef uint32 Ram_Ip_RamSectionType
```

The `Ram_Ip_RamSectionType` specifies the identification (ID) for a RAM section, configured via the configuration structure. The type shall be `uint8`, `uint16` or `uint32`, based on best performance.

Definition at line 119 of file `Ram_Ip_Types.h`.

### 6.4.3.2 Ram\_Ip\_RamIndexType

```
typedef uint32 Ram_Ip_RamIndexType
```

The `Ram_Ip_RamIndexType` specifies the variable for indexing RAM sections. The type shall be `uint8`, `uint16` or `uint32`, based on best performance.

Definition at line 126 of file `Ram_Ip_Types.h`.

### 6.4.3.3 Ram\_Ip\_RamSizeType

```
typedef uint32 Ram_Ip_RamSizeType
```

The `Ram_Ip_RamSizeType` specifies the RAM section size. The type shall be `uint8`, `uint16` or `uint32`, based on best performance.

Definition at line 133 of file `Ram_Ip_Types.h`.

#### 6.4.3.4 Ram\_Ip\_RamWriteSizeType

```
typedef uint32 Ram_Ip_RamWriteSizeType
```

The Ram\_Ip\_RamWriteSizeType specifies the RAM section write size. The type shall be uint8, uint16 or uint32, based on best performance.

Definition at line 140 of file Ram\_Ip\_Types.h.

### 6.4.4 Enum Reference

#### 6.4.4.1 Ram\_Ip\_RamReportErrorType

```
enum Ram_Ip_RamReportErrorType
```

Ram ip report error types.

Enumerator

RAM_IP_REPORT_TIMEOUT_ERROR	Report Timeout Error.
-----------------------------	-----------------------

Definition at line 104 of file Ram\_Ip\_Types.h.

#### 6.4.4.2 Ram\_Ip\_StatusType

```
enum Ram_Ip_StatusType
```

Ram ip status return codes.

This is the Ram State data type returned by the function Mcu\_GetRamState() of the Mcu module.

Enumerator

RAM_IP_STATUS_OK	RAM_IP Ok status
RAM_IP_STATUS_NOT_OK	RAM_IP Not ok status
RAM_IP_STATUS_UNDEFINED	RAM_IP Status is unknown

Definition at line 146 of file Ram\_Ip\_Types.h.

### 6.4.5 Function Reference

### 6.4.5.1 Ram\_Ip\_InitRamSection()

```
Ram_Ip_StatusType Ram_Ip_InitRamSection (
    const Ram_Ip_RamConfigType * RamConfigPtr )
```

Initializes RAM section.

This function initializes RAM section.

Parameters

in	<i>RamConfigPtr</i>	Ram section configuration.
----	---------------------	----------------------------

Returns

Ram\_Ip\_StatusType Ram status

**How to Reach Us:**

**Home Page:**

[nxp.com](http://nxp.com)

**Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2022 NXP B.V.

