CONFIDENTIAL



System Basis Chip

TLE9461-3ES

Body System IC with Integrated Voltage Regulators, Power Management Functions, HS-CAN Transceiver Supporting CAN FD Featuring Partial Networking (in al. FL Tolerant Mode).

Featuring a High-Voltage Wake Input with General Purpose I/O functional Purpose I/O function and a Charge Pump Output for Reverse Battery Protection

Light SBC Family

Target Data Sheet

Rev. 0.41, 2015-08-04

Under REVIEW

Automotive Power



Table of Contents

1	Overview	. 9
2	Block Diagram	12
3	Pin Configuration	13
3.1	Pin Assignment	13
3.2	Pin Definitions and Functions	13
3.3	Hints for Unused Pins	15
3.4	Hints for Alternate Pin Functions	15
4	General Product Characteristics	16
4.1	Absolute Maximum Ratings	16
4.2	Functional Range	18
4.3	Thermal Resistance	19
4.4	Current Consumption	
5	System Features	
5.1	Block Description of State Machine	25
5.1.1	Device Configuration and SBC Init Mode	27
5.1.1.1	Device Configuration	27
5.1.1.2	SBC Init Mode	
5.1.2	SBC Normal Mode	31
5.1.3	SBC Stop Mode	32
5.1.4	SBC Sleep Mode	
5.1.5	SBC Restart Mode	
5.1.6	SBC Fail-Safe Mode	
5.1.7	SBC Development Mode	
5.1.8	Electrical Characteristics	
5.2	Wake Features	
5.2.1	Cyclic Sense	
5.2.1.1	Configuration and Operation of Cyclic Sense	41
5.2.1.2	Cyclic Sense in Low-Power Mode	
5.2.2	Cyclic Wake	
5.2.3	Internal Timer	46
5.3	Charge Pump Output for Reverse Polarity Protection	
5.3.1	Electrical Characteristics	
5.4	High-Voltage Measurement Interface	49
5.4.1	Block Description	49
5.4.2	Functional Description	49
5.4.3	Electrical Characteristics	51
5.5	Partial Networking on CAN	52
5.5.1	CAN Partial Networking - Selective Wake Feature	52
5.5.2	SBC Partial Networking Function	53
5.5.2.1	Activation of SWK	
5.5.2.2	Wake-up Pattern (WUP)	55
5.5.2.3	Wake-up Frame (WUF)	55
5.5.2.4	CAN Protocol Error Counter	56
5.5.3	Diagnoses Flags	57



C	a	N	E	חו	F	N	T	IΔ	ı

5.5.3.1	PWRON/RESET-FLAG	
5.5.3.2	BUSERR-Flag	
5.5.3.3	TXD Dominant Time-out flag	
5.5.3.4	WUP Flag	
5.5.3.5	WUF Flag (WUF)	
5.5.3.6	SYSERR Flag (SYSERR)	
5.5.3.7	Configuration Error	. 58
5.5.3.8	CAN Bus Timeout-Flag (CANTO)	. 58
5.5.3.9	CAN Bus Silence-Flag (CANSIL)	. 58
5.5.3.10	SYNC-FLAG (SYNC)	. 58
5.5.3.11	SWK_SET FLAG (SWK_SET)	. 58
5.5.4	SBC Modes for Selective Wake (SWK)	
5.5.4.1	SBC Normal Mode with SWK	
5.5.4.2	SBC Stop Mode with SWK	. 61
5.5.4.3	SBC Sleep Mode with SWK	
5.5.4.4	SBC Restart Mode with SWK	
5.5.4.5	SBC Fail-Safe Mode with SWK	
5.5.5	Wake-up	
5.5.6	Configuration for SWK	64
5.5.7	CAN Flexible Data Rate (CAN FD) Tolerant Mode	
5.5.8	Clock and Data Recovery	
5.5.8.1	Configuring the Clock Data Recovery for SWK	
5.5.8.2	Setup of Clock and Data Recovery	
5.5.9	Electrical Characteristics	
6	Voltage Regulator 1	. 70
6 6.1	Voltage Regulator 1	. 70 . 70
6 6.1 6.2	Voltage Regulator 1	. 70 . 70 . 71
6 6.1	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics	. 70 . 70 . 71 . 72
6 6.1 6.2	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics	. 70 . 70 . 71 . 72
6 6.1 6.2 6.3	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2	. 70 . 70 . 71 . 72
6 6.1 6.2 6.3	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description	. 70 . 70 . 71 . 72 . 75
6 6.1 6.2 6.3 7 7.1	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description	. 70 . 70 . 71 . 72 . 75 . 75
6 6.1 6.2 6.3 7 7.1 7.2	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection	. 70 . 70 . 71 . 72 . 75 . 75 . 76
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics	. 70 . 70 . 71 . 72 . 75 . 75 . 76 . 76
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver	. 70 . 70 . 71 . 72 . 75 . 76 . 76 . 77
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver Block Description	. 70 . 70 . 71 . 72 . 75 . 76 . 76 . 77 . 80
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1 8.2	Voltage Regulator 1 Block Description	. 70 . 70 . 71 . 72 . 75 . 75 . 76 . 76 . 77 . 80 . 80
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1 8.2 8.2.1	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver Block Description Functional Description CAN OFF Mode	. 70 . 70 . 71 . 72 . 75 . 75 . 76 . 76 . 77 . 80 . 80 . 80
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1 8.2 8.2.1 8.2.2	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver Block Description Functional Description Functional Description CAN OFF Mode CAN Normal Mode	. 70 . 70 . 71 . 72 . 75 . 75 . 76 . 76 . 77 . 80 . 80 . 82 . 82
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1 8.2 8.2.1 8.2.2 8.2.3	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver Block Description Functional Description CAN OFF Mode CAN Normal Mode CAN Receive Only Mode	. 70 . 70 . 71 . 72 . 75 . 76 . 76 . 77 . 80 . 80 . 80 . 82 . 82
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1 8.2 8.2.1 8.2.2 8.2.3 8.2.4	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver Block Description Functional Description CAN OFF Mode CAN OFF Mode CAN Normal Mode CAN Receive Only Mode CAN Wake Capable Mode	. 70 . 70 . 71 . 72 . 75 . 75 . 76 . 76 . 77 . 80 . 80 . 82 . 82 . 83
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1 8.2 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver Block Description Functional Description CAN OFF Mode CAN Normal Mode CAN Receive Only Mode CAN Wake Capable Mode CAN Bus termination	. 70 . 70 . 71 . 72 . 75 . 75 . 76 . 76 . 77 . 80 . 80 . 82 . 82 . 83 . 83
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1 8.2 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver Block Description Functional Description CAN OFF Mode CAN Normal Mode CAN Normal Mode CAN Receive Only Mode CAN Wake Capable Mode CAN Bus termination TXD Time-out Feature	. 70 . 70 . 71 . 72 . 75 . 76 . 76 . 76 . 80 . 80 . 82 . 82 . 83 . 83 . 85
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1 8.2 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6 8.2.7	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver Block Description Functional Description CAN OFF Mode CAN Normal Mode CAN Receive Only Mode CAN Receive Only Mode CAN Bus termination TXD Time-out Feature Bus Dominant Clamping	. 70 . 70 . 71 . 72 . 75 . 75 . 76 . 76 . 77 . 80 . 80 . 82 . 82 . 83 . 83 . 85 . 85
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1 8.2 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6 8.2.7 8.2.8	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver Block Description Functional Description CAN OFF Mode CAN Normal Mode CAN Normal Mode CAN Receive Only Mode CAN Wake Capable Mode CAN Bus termination TXD Time-out Feature Bus Dominant Clamping Undervoltage Detection	. 70 . 70 . 71 . 72 . 75 . 76 . 76 . 77 . 80 . 80 . 82 . 83 . 83 . 85 . 85 . 85
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1 8.2 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6 8.2.7	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver Block Description Functional Description CAN OFF Mode CAN Normal Mode CAN Receive Only Mode CAN Receive Only Mode CAN Bus termination TXD Time-out Feature Bus Dominant Clamping	. 70 . 70 . 71 . 72 . 75 . 76 . 76 . 77 . 80 . 80 . 82 . 83 . 83 . 85 . 85 . 85
6 6.1 6.2 6.3 7 7.1 7.2 7.2.1 7.3 8 8.1 8.2 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6 8.2.7 8.2.8	Voltage Regulator 1 Block Description Functional Description Electrical Characteristics Voltage Regulator 2 Block Description Functional Description Short to Battery Protection Electrical Characteristics High Speed CAN Transceiver Block Description Functional Description CAN OFF Mode CAN Normal Mode CAN Normal Mode CAN Receive Only Mode CAN Wake Capable Mode CAN Bus termination TXD Time-out Feature Bus Dominant Clamping Undervoltage Detection	. 70 . 70 . 71 . 72 . 75 . 75 . 76 . 77 . 80 . 80 . 82 . 83 . 83 . 85 . 85 . 85



CON	IFID	ENT	ΓIAL
COL			

9.1 9.2 9.2.1 9.2.2 9.2.3 9.2.4 9.3	Block Description High-Voltage Wake Function Functional Description Wake Input Configuration Wake configuration for Cyclic Sense High-Voltage Sensing as Alternate Function Electrical Characteristics	92 92 93 94
10	Interrupt Function	
10.1 10.2	Block and Functional Description	96 98
11	Fail Output and General Purpose I/O (GPIO)	
11.1	Block and Functional Description	
11.1.1	Fail-Output Function	
11.1.2	General Purpose I/O Function as Alternate Function	
11.1.3	WK and FO/GPIO HV-Sensing Function as Alternative Function	
11.2	Electrical Characteristics	
12	Supervision Functions	
12.1	Reset Function	
12.1.1	Reset Output Description	
12.1.2	Soft Reset Description	
12.2	Watchdog Function	
12.2.1	Time-Out Watchdog	
12.2.2	Window Watchdog	
12.2.3	Watchdog Setting Check Sum	
12.2.4	Watchdog during SBC Stop Mode	
12.2.5	Watchdog Start in SBC Stop Mode due to Bus Wake	
12.3	VS Power On Reset	
12.4	Undervoltage VS	
12.5	VCC1 Over-/ Undervoltage and Undervoltage Prewarning	
12.5.1	VCC1 Undervoltage and Undervoltage Prewarning	
12.5.2	VCC1 Overvoltage	114
12.6	VCC1 Short Circuit Diagnostics	
12.7	VCC2 Undervoltage and VCAN Undervoltage	
12.8	Thermal Protection	117
12.8.1	Individual Thermal Shutdown	
12.8.2	Temperature Prewarning	
12.8.3	SBC Thermal Shutdown	
12.9	Electrical Characteristics	118
13	Serial Peripheral Interface	
13.1	SPI Block Description	
13.2	Failure Signalization in the SPI Data Output	
13.3	SPI Programming	
13.4	SPI Bit Mapping	
13.5	SPI Control Registers	
13.5.1	General Control Registers	
13.5.2	Selective Wake Control Registers	144



Revision History	180
Package Outlines	179
Further Application Information	178
Application Diagrams	171
Application Information	171
Electrical Characteristics	
Family and Product Information Register	168
Selective Wake Status Registers	166
General Status Registers	158
SPI Status Information Registers	156
	General Status Registers Selective Wake Status Registers Family and Product Information Register Electrical Characteristics Application Information Application Diagrams ESD Tests Thermal Behavior of Package Further Application Information Package Outlines

5



List of Tables

Table 1	Absolute Maximum Ratings	16
Table 2	Functional Range	18
Table 3	Thermal Resistance	19
Table 4	Current Consumption	20
Table 5	Watchdog Trigger Failure Configuration	28
Table 6	Device Behavior in Case of VCC1 Over Voltage Detection	
Table 7	Reasons for Restart - State of SPI Status Bits after Return to Normal Mode	
Table 8	Reasons for Fail-Safe - State of SPI Status Bits after Return to Normal Mode	37
Table 9	Pin TEST for Software Development Modeselection	39
Table 10	Charge Pump Output CP	
Table 11	Differences between Normal WK Function and Measurement Function	
Table 12	Measurement Interface	51
Table 13	CAN Modes selected via SPI in SBC Normal Mode	
Table 14	CAN Modes change when switching from SBC Normal Mode to SBC Stop Mode	62
Table 15	CAN Modes change when switching to SBC Sleep Mode	63
Table 16	CAN Modes change in case of Restart out of SBC Normal Mode	63
Table 17	CAN Modes change in case of Restart out of SBC Sleep Mode	64
Table 18	Error Counter Behavior	
Table 19	Electrical Characteristics	69
Table 20	Electrical Characteristics	72
Table 21	Electrical Characteristics	77
Table 22	Action due to CAN Bus Wake-Up	
Table 23	Electrical Characteristics	86
Table 24	Pull-Up / Pull-Down Resistor	93
Table 25	Electrical Characteristics	95
Table 26	Electrical Characteristics	98
Table 27	Fail-Output and GPIO configuration behavior during the respective SBC Modes	103
Table 28	Electrical Characteristics	104
Table 29	Watchdog Functionality by SBC Modes	108
Table 30	Electrical Specification	118
Table 31	Status Information Field	125
Table 32	Register Overview: SPI Control Register	129
Table 33	Frequency Settings of Internal Clock for the CDR	154
Table 34	Recommended CDR Settings for Different Baud Rates	154
Table 35	Register Overview: SPI Status Information Registers	156
Table 36	Electrical Characteristics	
Table 37	Bill of Material for Simplified Application Diagram	
Table 38	ESD "GUN test"	176



List of Figures

Figure 1	TLE9461-3ES Block Diagram	. 12
Figure 2	Pin Configuration	
Figure 3	State Diagram showing the SBC Operating Modes (no SWK)	. 25
Figure 4	State Diagram showing the SBC Operating Modes including CAN Partial Networking (SWK)	
Figure 5	Hardware Configuration Selection Timing Diagram	
Figure 6	Block Diagram of pin TEST for SBC Software Development Mode detection	. 38
Figure 7	Cyclic Sense Working Principle	. 40
Figure 8	Cyclic Sense: Configuration and Sequence	. 41
Figure 9	Cyclic Sense Timing	
Figure 10	Cyclic Sense Example Timing for SBC Stop Mode, HS starts LOW, GND based WK/VSENSE inp	ut
	43	
Figure 11	Cyclic Sense Example Timing for SBC Sleep Mode, HS starts with ON,	
	GND based WK/VSENSE input 43	
Figure 12	Cyclic Wake: Configuration and Sequence	. 45
Figure 13	Simplified Charge Pump Block	
Figure 14	Typical Drop Voltage Characteristics of switch S_MEAS (between WK/VSENSE $\&$ FO/GPIO) \ldots	
Figure 15	CAN Selective Wake State Diagram	
Figure 16	Flow for activation of SWK	
Figure 17	WUP detection following the definition in ISO 11898-5	
Figure 18	CAN SWK State Diagram	
Figure 19	Clock and Data Recovery Block Diagram	
Figure 20	Module Block Diagram	
Figure 21	Typical on-resistance of VCC1 pass device during low drop operation for $I_{CC1} = 100 \text{mA} \dots$	
Figure 22	On-resistance range of VCC1 pass device during low drop operation for $I_{CC1} = 150 \text{mA} \dots$	
Figure 23	Module Block Diagram	
Figure 24	Typical on-resistance of VCC2 pass device during low drop operation for $I_{CC2} = 30 \text{ mA} \dots$	
Figure 25	On-resistance range of VCC2 pass device during low drop operation for $I_{CC2} = 50 \text{ mA} \dots$	
Figure 26	Functional Block Diagram	
Figure 27	CAN Mode Control Diagram	
Figure 28	Bite Rate Increase with CAN FD vs. Standard CAN	
Figure 29	CAN Transceiver Enabling Sequence	
Figure 30	CAN Wake-up Pattern Detection according to the Definition in ISO 11898-5	
Figure 31	Timing Diagrams for Dynamic Characteristics	
Figure 32	From ISO 11898-2: tloop, tbit(TXD), tbit(Bus), tbit(RXD) definitions	
Figure 33	Wake Input Block Diagram	
Figure 34	Wake-up Filter Timing for Static Sense	
Figure 35	Illustration for Pull-Up / Down Current Sources with Automatic Switching Configuration	
Figure 36	Interrupt Block Diagram	
Figure 37	Interrupt Signalization Behavior	
Figure 38	Simplified Fail Output and GPIO Block Diagram	
Figure 39	Reset Block Diagram	
Figure 40	Reset Timing Diagram	
Figure 41	Time-out Watchdog Definitions	
Figure 42 Figure 43	Window Watchdog Definitions Watchdog disabling sequence in SBC Stop Mode	
izuie 43	Walchare disability sealetice iii SDC Ston Moae	$\perp \perp \perp \angle$



Figure 44	Ramp up / down example of Supply Voltage	113
Figure 45	VCC1 Undervoltage Timing Diagram	114
Figure 46	VCC1 Over Voltage Timing Diagram	115
Figure 47	SPI Data Transfer Timing (note the reversed order of LSB and MSB shown in this fi	gure compared
	to the register description) 121	
Figure 48	SPI Operation Mode	125
Figure 49	Data access for 16- and 32-bit SPI commands	
Figure 50	SPI Register Mapping Structure	127
Figure 51	Detailed TLE9461-3ES SPI Bit Mapping	
Figure 52	SPI Timing Diagram	170
Figure 53	TLE9461-3ES Application Diagram	171
Figure 54	Simplified Application Diagram showing a off-board LED control with the GPIO pi	n 172
Figure 55	Simplified Application Diagram showing the Alternate High-Voltage Measuremen	t Function via
	WK and FO/GPIO 173	
Figure 56	Thermal Resistance (R _{th_JA}) vs. Cooling Area	177
Figure 57	Board Setup	178
Figure 58	PG-TSDSO-24-1 Dimensions	179



Light CAN SBC TLE9461-3ES Light CAN SBC Family

TLE9461-3ES








1 Overview

Scalable System Basis Chip Family

- Product family for complete scalable application coverage
- Optimized feature set for optimum system design
- Dedicated Data Sheets are available for different product variants
- Complete compatibility (hardware- and software across the family
- PG-TSDSO-24-1 package product variants with exposed pad (EP)
- CAN Partial Networking variants (-3ES)
- Supporting chokeless CAN comunication
- Product variants for 5V (TLE94xxyy) and 3.3V (TLE94xxyyV33) output voltage for main regulator
- Software compatible to all SBC families TLE926x and TLE927x



PG-TSDSO-24-1

Туре	Package	Marking
TLE9461-3ES	PG-TSDSO-24-1	TLE9461/71(-3)ES(V33)

Overview



Key Features

- Very low quiescent current consumption in Stop- and Sleep Mode
- Periodic Cyclic Wake in SBC Normal-, Stop- and Stop Mode
- Periodic Cyclic Sense in SBC Normal-, Stop- and Sleep Mode
- Low-Drop Voltage Regulator 5V, 150mA for main supply
- Low-Drop Voltage Regulator 5V, 100mA, protected features for off-board usage
- High-Speed CAN Transceiver
 - fully compliant to ISO11898-2 and ISO11898-5
 - fully compliant to ISO11898-6 (Partial Networking) including CAN FD tolerant feature
 - suitable for chokeless operation up to 500kbps
 - supporting CAN FD communication up to 5 Mbps
- Fully compliant to "Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications" Revision 1.3, 2012-05-04
- Universal High-Voltage Wake Input for voltage level monitoring and wake detection
- General Purpose High-Voltage In- and Output (GPIO) configurable as Fail Output, Wake Input, Low-Side switch or High-Side switch
- High-Voltage Measurement Function as alternate pin assignment
- Fail Outputs for Fail-Safe signalization
- Charge pump-Output for N-channel MOS-FET reverse-polarity protection
- Configurable wake-up sources
- Reset Output & Interrupt Output
- Configurable timeout and window watchdog
- Overtemperature and short circuit protection feature
- Dedicated TEST pin for Software Development Mode entry (watchdog counter stopped)
- Software compatible to all SBC families TLE926x and TLE927x
- Wide supply input voltage and temperature range
- Optimized for Electromagnetic Compatibility (EMC)
- Optimized for low Electromagnetic Emission (EME)
- Optimized for high immunity against Electromagnetic Interference (EMI)
- Green Product (RoHS compliant)
- AEC Qualified

Overview



Device Description

The TLE9461-3ES is a monolithically integrated circuit in an exposed pad PG-TSDSO-24-1 (150mil) power package. The device is designed for various CAN automotive applications as main supply for the microcontroller and as interface for a CAN bus network including the CAN Partial Networking feature.

To support these applications, the System Basis Chip (SBC) provides the main functions, such as a 5V low-dropout voltage regulator (LDO) for e.g. a microcontroller supply, another 5V low-dropout voltage regulator with off-board protection for e.g. sensor supply, a HS-CAN transceiver supporting CAN FD and CAN Partial Networking (incl. FD tolerant mode) for data transmission, a high-voltage GPIO with embedded protective functions and a 16-bit Serial Peripheral Interface (SPI) to control and monitor the device. Also implemented are a configurable timeout / window watchdog circuit with a reset feature, one Fail Output and an undervoltage reset feature.

The device offers low-power modes in order to minimize current consumption on applications that are connected permanently to the battery. A wake-up from the low-power mode is possible via a message on the buses, via the bi-level sensitive monitoring/wake-up input as well as via cyclic wake.

The device is designed to withstand the severe conditions of automotive applications

Block Diagram



2 Block Diagram




Figure 1 TLE9461-3ES Block Diagram

Pin Configuration



3 Pin Configuration

3.1 Pin Assignment




Figure 2 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	VCAN	HS-CAN Supply Input; For internal HS-CAN cell needed for CAN Normal and Receive Only Mode
2	TXDCAN	Transmit CAN
3	RXDCAN	Receive CAN
4	CLK	SPI Clock Input
5	SDI	SPI Data Input; input for SBC (=MOSI)
6	SDO	SPI Data Output; output from SBC (=MISO)
7	CSN	SPI Chip Select Not Input; active low

CONFIDENTIAL

Pin Configuration

Pin	Symbol	Function		
8	INTN	Interrupt Output; used as wake-up flag for microcontroller in SBC Stop or Normal Mode and for indicating failures. Active low. During start-up used to set the SBC configuration in case of watchdog trigger		
		failure. External pull-up sets config 1/3, no external pull-up sets config 2/4.		
9	RSTN	Reset Output; active low, internal pull-up		
10	TEST	Test Pin; Connect to VCC1 to activate SBC Software Development Mode (see Chapter 5.1.7). Integrated pull-down resistor. Connect to GND for normal user mode operation;		
11	GND	Ground; LDO 1 Power GND		
12	VIO	Digital I/O Pin Voltage Supply; Must be connected with the buffered VCC1 voltage (see also Figure 53)		
13	VCC1	Voltage Regulator Output 1		
14	n.c.	not connected; internally not bonded		
15	VS	Supply Voltage; Connected to Battery Voltage with Reverse Protection Diode and Filter against EMC		
16	VS	Supply Voltage; Connected to Battery Voltage with Reverse Protection Diode and Filter against EMC		
17	VCP	Charge Pump Output; For driving the gate of external N-channel MOS-FETs, e.g. for reverse polarity protection or Kl.30 switch. Always place a $1k\Omega$ resistor in series for protection		
18	WK/VSENSE	Wake Input; Sense Input; Alternative function: HV-measurement function input		
19	FO/GPIO	Fail Output; Open Drain Output, active low; GPIO; Alternative function: configurable pin as WK, or LS, or HS supplied by VS (default is FO, see also Chapter 11.1.1) Sense Output; Alternative function: if HV-measurement function is configured		
20	VCC2	Voltage Regulator Output 2		
21	GND	Ground; Analog GND		
22	GND	Ground; CAN GND		
23	CANH	CAN High Bus Pin		
24	CANL	CAN Low Bus Pin		
Coolin g Tab	GND	Cooling Tab - Exposed Die Pad; For cooling purposes only, do not use as an electrical ground ¹⁾		

¹⁾ The exposed die pad at the bottom of the package allows better power dissipation of heat from the SBC via the PCB. The exposed die pad is not connected to any active part of the IC. However, it should be connected to GND for the best EMC performance.

Note: All VS Pins must be connected to battery potential or insert a reverse polarity diodes where required; all GND pins as well as the Cooling Tab must be connected to one common GND potential

Pin Configuration



3.3 Hints for Unused Pins

It must be ensured that the correct configurations are also selected, i.e. in case functions are not used that they are disabled via SPI. Unused pins should be handled as follows:

- WK/VSENSE: connect to GND and disable WK inputs via SPI
- RSTN / INTN / FO: leave open
- VCC2: leave open and keep disabled
- VCAN: connect to VCC1
- CANH/L, RXDCAN, TXDCAN: leave all pins open
- TEST: Leave open or connect to VCC1 during power-up to activate SBC Development Mode; connect to GND open for normal user mode operation
- n.c.: not connected; internally not bonded; connect to GND
- If unused pins are routed to an external connector which leaves the ECU, then these pins should have provision for a zero ohm jumper (depopulated if unused) or ESD protection

3.4 Hints for Alternate Pin Functions

In case of SPI selectable alternate pin functions, it must be ensured that the correct configurations are also selected via SPI, in case it is not done automatically. Please consult the respective chapter. In addition, following topics shall be considered:

- WK/VSENSE: The pin can be either used as high-voltage wake and montioring function or for a voltage measurement function (via bit setting WK_MEAS = '1'). In the second case, the WK pin shall not be used / assigned for any wake detection nor cyclic sense functionality, i.e. WK must be disabled in the register WK_CTRL_1 and the level information is to be ignored in the register WK_LVL_STAT.
- FO/GPIO: The pin can also be configured as an GPIO in the GPIO_CTRL register. In this case, the pin shall
 not be used for any fail output functionality.
 The default configuration after power on reset (POR) is FO.



4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings¹⁾

 $T_{\rm j}$ = -40°C to +150°; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	!S	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Voltages	-	•					-
Supply Voltage VS	$V_{\rm S,max}$	-0.3	-	28	V	-	P_4.1.1
Supply Voltage VS	V _{S, max}	-0.3	-	40	V	Load Dump, max. 400 ms	P_4.1.2
Voltage Regulator 1 Output	V _{CC1, max}	-0.3	1	5.5	V	2)	P_4.1.3
Voltage Regulator 2	V _{CC2, max}	-0.3	-	28	V	V _{CC2} = 40V for Load Dump, max. 400 ms;	P_4.1.5
Charge Pump Output	V _{CP, max}	-0.3	- (V _S + 16	V		P_4.1.6
Wake Input WK/VSENSE	V _{WK, max}	-0.3	-	40	V	_	P_4.1.7
Fail Output, TEST Pins FO/GPIO, TEST	V _{FO_TEST, max}	-0.3	-	V _S + 0.3	V	_	P_4.1.8
CANH, CANL	V _{BUS, max}	-27	-	40	V	_	P_4.1.9
Logic Input Pins (CSN, CLK, SDI, TXDCAN)	V _{I, max}	-0.3	_	V _{CC1} + 0.3	V	_	P_4.1.10
Logic Output Pins (SDO, RSTN, INTN, RXDCAN)	V _{O, max}	-0.3	_	V _{CC1} + 0.3	V	_	P_4.1.11
VCAN Input Voltage	$V_{\text{VCAN, max}}$	-0.3	_	5.5	V		P_4.1.12
I/O Supply Voltage	V _{VIO, max}	-0.3	-	5.5	V	Must be connected to VCC1	P_4.1.19
Temperatures			•		•		
Junction Temperature	T _j	-40	-	150	°C	_	P_4.1.13
Storage Temperature	$T_{\rm stg}$	-55	-	150	°C	_	P_4.1.14
ESD Susceptibility							
ESD Resistivity	V _{ESD,11}	-2	_	2	kV	HBM ³⁾	P_4.1.15
ESD Resistivity to GND, CANH, CANL	V _{ESD,12}	-8	-	8	kV	HBM ⁴⁾³⁾	P_4.1.16



General Product Characteristics

Table 1 Absolute Maximum Ratings¹⁾ (cont'd)

 $T_{\rm j}$ = -40°C to +150°; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
ESD Resistivity to GND	V _{ESD,21}	-500	_	500	٧	CDM ⁵⁾	P_4.1.17
ESD Resistivity Pin 1, 12,13,24 (corner pins) to GND	V _{ESD,22}	-750	-	750	V	CDM ⁵⁾	P_4.1.18

- 1) Not subject to production test, specified by design.
- 2) The VCC1 maximum rating can be 6.0V for a limited time
- 3) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 k Ω , 100 pF)
- 4) For ESD "GUN" Resistivity (according to IEC61000-4-2 "gun test" (150pF, 330 Ω)), is shown in Application Information and test report will be provided from IBEE
- 5) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1

Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



4.2 Functional Range

Table 2 Functional Range¹⁾

Parameter	Symbol		Values	;	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Supply Voltage	$V_{\rm S,func}$	V_{POR}	_	28	V	²⁾ V _{POR} see section Chapter 12.9	P_4.2.1
CAN Supply Voltage	$V_{\rm CAN,func}$	4.75	_	5.25	V	-	P_4.2.2
SPI Frequency	f_{SPI}	-	- /	4	MHz	see Chapter 13.7 for $f_{SPI,max}$	P_4.2.3
Junction Temperature	T _j	-40	_	150	°C	-	P_4.2.4

- 1) Not subject to production test, specified by design.
- 2) Including Power-On Reset, Over- and Undervoltage Protection

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

Device Behavior Outside of Specified Functional Range:

- 28V < V_{S,func} < 40V: Device will still be functional including the state machine; the specified electrical characteristics might not be ensured anymore. The regulators VCC1/2 are working properly, however, a thermal shutdown might occur due to high power dissipation. The specified SPI communication speed is ensured; the absolute maximum ratings are not violated, however the device is not intended for continuous operation of VS >28V. The device operation at high junction temperatures for long periods might reduce the operating life time;
- V_{CAN} < 4.75V: The undervoltage bit **VCAN_UV** will be set in the SPI register **BUS_STATBUS_STAT** and the transmitter will be disabled as long as the UV condition is present;
- 5.25V < V_{CAN} < 6.0V: CAN transceiver still functional. However, the communication might fail due to out-of-spec operation;
- V_{POR,f} < VS < 5.5V: Device will still be functional; the specified electrical characteristics might not be ensured anymore
 - The voltage regulators will enter the low-drop operation mode,
 - A VCC1_UV reset could be triggered depending on the Vrtx settings,
 - GPIO switch behavior will depend on the respective configuration:
 - HS/LS stays on as long as possible.
 - An unwanted overcurrent shutdown may occur.
 - OC shutdown bit set and the respective HS/LS switch will stay off;
 - FO output will remain on if they were enabled before VS > 5.5V,
 - The specified SPI communication speed is ensured.



4.3 Thermal Resistance

Table 3 Thermal Resistance¹⁾

Parameter	Symbol	Values		Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition	
Junction to Soldering Point	$R_{th(JSP)}$	_	14	-	K/W	Exposed Pad	P_4.3.1
Junction to Ambient	$R_{th(JA)}$	_	35	-	K/W	2)	P_4.3.2

¹⁾ Not subject to production test, specified by design.

²⁾ Specified $R_{th(JA)}$ value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board for a power dissipation of 1.5W; the product (chip+package) was simulated on a 76.2x114.3x1.5mm³ with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm C); where applicable a thermal via array under the exposed pad contacted the first inner copper layer and 300mm2 cooling areas on the top layer and bottom layers (70µm).



4.4 Current Consumption

Table 4 Current Consumption

Current consumption values are specified at Tj = 25°C, VS = 13.5V, all outputs open (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
SBC Normal Mode	ı	1					
Normal Mode current consumption	I _{Normal}	_	3.5	6.5	mA	$V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40 °C to +150 °C; VCC2, CAN, = off	P_4.4.1
SBC Stop Mode							
Stop Mode current consumption	I _{Stop_1,25}	-	44	60	μΑ	1)VCC2 & CAN ²⁾ = off, Cylic Wake/Sense & Watchdog = off; no load on VCC1; I_PEAK_TH = '0'	P_4.4.2
Stop Mode current consumption	I _{Stop_1,85}		50	70	μΑ	1)3) $T_j = 85^{\circ}\text{C}$; VCC2 & CAN ²⁾ = off; Cylic Wake/Sense & Watchdog = off; no load on VCC1; I_PEAK_TH = '0'	P_4.4.3
Stop Mode current consumption (high active peak threshold)	I _{Stop_2,25}		65	90	μΑ	1)VCC2 & CAN ²⁾ = off; Cylic Wake/Sense & Watchdog = off; no load on VCC1; I_PEAK_TH = '1'	P_4.4.4
Stop Mode current consumption (high active peak threshold)	I _{Stop_2,85}	-	70	100	μΑ	1)3) $T_j = 85^{\circ}\text{C}$; VCC2 & CAN ²⁾ = off; Cylic Wake/Sense & Watchdog = off; no load on VCC1; I_PEAK_TH = '1'	P_4.4.5
SBC Sleep Mode					•		
Sleep Mode current consumption	I _{Sleep,25}	-	15	25	μΑ	VCC2 & CAN ²⁾ = off; Cylic Wake/Sense = off	P_4.4.6
Sleep Mode current consumption	I _{Sleep,85}	_	25	35	μΑ	$^{3)}T_{j} = 85^{\circ}C;$ VCC2 & CAN ²⁾ = off; Cylic Wake/Sense = off	P_4.4.7

CONFIDENTIAL

General Product Characteristics

Table 4 Current Consumption (cont'd)

Current consumption values are specified at Tj = 25°C, VS = 13.5V, all outputs open (unless otherwise specified)

Parameter	Symbol		Value	5	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Current consumption for CAN module, recessive state	I _{CAN,rec}	-	2	3	mA	3)SBC Normal/Stop Mode; CAN Normal Mode; VCC1 connected to VCAN; VTXDCAN = VCC1; no RL on CAN	P_4.4.8
Current consumption for CAN module, dominant state	I _{CAN,dom}	-	3	4.5	mA	3)SBC Normal/Stop Mode; CAN Normal Mode; VCC1 connected to VCAN; VTXDCAN = GND; no RL on CAN	P_4.4.9
Current consumption for CAN module, Receive Only Mode	I _{CAN,RcvOnly}	-\/)	0.9	1.2	mA	3)4)SBC Normal/Stop Mode; CAN Receive Only Mode; VCC1 connected to VCAN; VTXDCAN = VCC1; no RL on CAN	P_4.4.10
Current consumption during CAN Partial Networking frame detect mode (RX_WK_ SEL = '0')	I _{CAN,SWK,25}		560	690	μА	3) T_j = 25°C; SBC Stop Mode; WK, VCC2 = off; CAN SWK wake capable, SWK Receiver enabled, WUF detect; no RL on CAN	P_4.4.11
Current consumption during CAN Partial Networking frame detect mode (RX_WK_ SEL = '0')	I _{CAN,SWK,85}	-	600	720	μА	3) $T_j = 85^{\circ}\text{C}$; SBC Stop Mode; WK, VCC2 = off; CAN SWK wake capable, SWK Receiver enabled, WUF detect; no RL on CAN	P_4.4.12
Current consumption for WK, GPIO wake capability (all wake inputs)	I _{Wake,WK,25}	-	0.2	2	μΑ	⁵⁾⁶⁾⁷⁾ SBC Sleep Mode; WK wake capable; CAN = off; VCC2 = off	P_4.4.13

CONFIDENTIAL

General Product Characteristics

Table 4 Current Consumption (cont'd)

Current consumption values are specified at Tj = 25°C, VS = 13.5V, all outputs open (unless otherwise specified)

Parameter	Symbol		Value	S	Unit		Number
		Min.	Тур.	Max.		Test Condition	
Current consumption for WK, GPIO wake capability (all wake inputs)	I _{Wake,WK,85}	-	0.5	3	μΑ	$^{3)5)6)7)$ SBC Sleep Mode; $T_j = 85^{\circ}\text{C}$; WK wake capable; WK enabled; CAN = off; VCC2 = off	P_4.4.14
Current consumption for CAN wake capability (tsilence expired)	I _{Wake,CAN,25}	-	4.5	6	μΑ	²⁾⁵⁾ SBC Sleep Mode; CAN wake capable; WK = off; VCC2 = off	P_4.4.15
Current consumption for CAN wake capability (tsilence expired)	I _{Wake,CAN,85}	-	5.5	7	μА	$^{2)3)5)}$ SBC Sleep Mode; $T_j = 85^{\circ}$ C; CAN wake capable; WK = off; VCC2 = off	P_4.4.16
VCC2 Normal Mode current consumption	I _{Normal,VCC2}	~	2.5	3.5	mA	$V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40 °C to +150 °C; VCC2 = on (no load)	P_4.4.17
Current consumption for VCC2 in SBC Sleep Mode	I _{Sleep,VCC2,25}	-	25	35	μΑ	1)5)SBC Sleep Mode; VCC2 = on (no load); CAN, WK = off	P_4.4.18
Current consumption for VCC2 in SBC Sleep Mode	I _{Sleep,VCC2,85}	_	30	40	μΑ	$T_j = 85^{\circ}\text{C}$; VCC2 = on (no load); CAN, WK = off	P_4.4.19
Current consumption for GPIO if configured as low- side / high-side in SBC Stop Mode	I _{Stop,GPIO,25}		400	550	μΑ	³⁾⁵⁾ SBC Stop Mode; GPIO configured as HS or LS with 100% duty cycle (no load); CAN, WK = off	P_4.4.20
Current consumption for GPIO if configured as low- side / high-side in SBC Stop Mode	I _{Stop,GPIO,85}	_	450	600	μΑ	$^{3)5)}$ SBC Stop Mode; $T_j = 85^{\circ}$ C; GPIO configured as HS or LS with 100% duty cycle (no load); CAN, WK = off	P_4.4.21
Current consumption for cyclic sense function	I _{Stop,CS25}	_	20	26	μΑ	⁵⁾⁸⁾⁹⁾ SBC Stop Mode; WD = off	P_4.4.22
Current consumption for cyclic sense function	I _{Stop,CS85}	-	24	35	μΑ	$^{3)5)8)9)$ SBC Stop Mode; $T_{j} = 85^{\circ}\text{C};$ WD = off	P_4.4.23



Table 4 Current Consumption (cont'd)

Current consumption values are specified at Tj = 25°C, VS = 13.5V, all outputs open (unless otherwise specified)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
Current consumption for watchdog active in Stop Mode	I _{Stop,WD25}	-	20	26	μΑ	³⁾ SBC Stop Mode; Watchdog running	P_4.4.24
Current consumption for watchdog active in Stop Mode	I _{Stop,WD85}	-	24	35	μΑ	$^{3)}$ SBC Stop Mode; $T_{\rm j}$ = 85°C; Watchdog running	P_4.4.25

- 1) If the load current on VCC1 will exceed the configured VCC1 active peak threshold I_{VCC1,Ipeak1,r} or I_{VCC1,Ipeak2,r}, the current consumption will increase by typ. 2.9mA to ensure optimum dynamic load behavior. Same applies to VCC2. See also **Chapter 6**, **Chapter 7**.
- 2) CAN not configured in selective wake mode.
- 3) Not subject to production test, specified by design.
- 4) Current consumption adder also applies for during WUF detection (frame detect mode) when CAN Partial Networking is activated.
- 5) Current consumption adders of features defined for SBC Stop Mode also apply for SBC Sleep Mode and vice versa. Wake input signals are stable (i.e. not toggling), cyclic wake/sense & watchdog are OFF (unless otherwise specified).
- 6) No pull-up or pull-down configuration selected.
- 7) The specified WK current consumption adder for wake capability applies regardless how many WK inputs are activated, i.e GPIO configured as wake input.
- 8) GPIO configured as HS used for cyclic sense, Timer with 20ms period, 0.1ms on-time, no load on GPIO.

In general the current consumption adder for cyclic sense in SBC Stop Mode can be calculated with below equation: IStop, CS = $18\mu A + (525\mu A *ton/TPer)$

9) Also applies to Cyclic Wake but without adder from HS biasing contribution

Note: There is no additional current consumption contribution due to PWM generators.



5 System Features

This chapter describes the system features and behavior of the TLE9461-3ES:

- State machine
- Device configuration
- SBC mode control
- State of supply and peripherals
- System functions such as cyclic sense or cyclic wake
- Charge pump output for reverse polarity protection
- High-voltage measurement interface

The System Basis Chip (SBC) offers six operating modes:

- SBC Init Mode: Power-up of the device and after a soft reset,
- SBC Normal Mode: The main operating mode of the device,
- SBC Stop Mode: The first-level power saving mode with the main voltage regulator VCC1 enabled,
- SBC Sleep Mode: The second-level power saving mode with VCC1 disabled,
- SBC Restart Mode: An intermediate mode after a wake event from SBC Sleep or Fail-Safe Mode or after a
 failure (e.g. WD failure, VCC1 under voltage reset) to bring the microcontroller into a defined state via a
 reset. Once the failure condition is not present anymore the device will automatically change to SBC
 Normal Mode after a delay time (t_{RD1} or t_{RD2}).
- SBC Fail-Safe Mode: A safe-state mode after critical failures (e.g. WD failure, VCC1 under voltage reset) to bring the system into a safe state and to ensure a proper restart of the system. VCC1 is disabled. It is a permanent state until either a wake event (via CAN, WK/VSENSE or GPIO configured as wake) occurs or the over temperature condition is not present anymore.

A special mode, called SBC Development Mode, is available during software development or debugging of the system. All above mentioned operating modes can be accessed in this mode. However, the watchdog counter is stopped and does not need to be triggered. In addition, CAN is set to normal mode and VCC2 is on. This mode can be accessed by connecting the TEST pin to VCC1 during SBC Init Mode.

The device can be configured via hardware (external component) to determine the device behavior after a watchdog trigger failure. See **Chapter 5.1.1** for further information.

The System Basis Chip is controlled via a 16-bit SPI interface. A detailed description can be found in **Chapter 13**. The configuration as well as the diagnosis is handled via the SPI. The SPI mapping of the TLE9461-3ES is compatible to other devices of the TLE926x and TLE927x families.

The device offers various supervision features to support functional safety requirements. Please see **Chapter 12** for more information.

5.1 Block Description of State Machine

The different SBC Modes are selected via SPI by setting the respective SBC MODE bits in the register M_S_CTRL. The SBC MODE bits are cleared when going through SBC Restart Mode and thus always show the current SBC mode.




Figure 3 State Diagram showing the SBC Operating Modes (no SWK)




Figure 4 State Diagram showing the SBC Operating Modes including CAN Partial Networking (SWK)



5.1.1 Device Configuration and SBC Init Mode

The SBC starts up in SBC Init Mode after crossing the power-on reset $V_{POR,r}$ threshold (see also **Chapter 12.3**) and the watchdog will start with a long open window (t_{LW}).

During this power-on phase following configurations are stored in the device:

- The device behavior regarding a watchdog trigger failure and a VCC1 over voltage condition is determined by the external circuitry on the INTN pin (see below)
- The selection of the normal device operation or the SBC Software Development Mode (watchdog disabled CAN = on, VCC2 = on for debugging purposes) will be set depending on the voltage level of the TEST pin (see also Chapter 5.1.7).

5.1.1.1 Device Configuration

The configuration selection is intended to select the SBC behavior due to a watchdog trigger failure and VCC1 overvoltage detection. Depending on the requirements of the application, the VCC1 output shall be switched OFF and the device shall go to SBC Fail-Safe Mode in case of a watchdog failure (1 or 2 fails). To set this configuration (Config 2/4), the INTN pin does not need an external pull-up resistor. In case VCC1 should not be switched OFF (Config 1/3), the INTN pin needs to have an external pull-up resistor connected to VCC1 (see application diagram in **Chapter 14**).

Figure 5 shows the timing diagram of the hardware configuration selection. The hardware configuration is defined during SBC Init Mode. The INTN pin is internally pulled LOW with a weak pull-down resistor during the reset delay time t_{RD1} , i.e. after VCC1 crosses the reset threshold VRT1 and before the RSTN pin goes HIGH. The INTN pin is monitored during this time (with a continuos filter time of t_{CFG_F}) and the configuration (depending on the voltage level at INTN) is stored at the rising edge of RSTN.

Note: If the **POR** bit is not cleared then the internal pull-down resistor will be reactivated every time RSTN is pulled LOW the configuration will be updated at the rising edge of RSTN. Therefore it is recommended to clear the **POR** bit right after initialization. In case there is no stable signal at INTN, then the default value '0' will be taken as the config select value = SBC Fail-Safe Mode.






Figure 5 Hardware Configuration Selection Timing Diagram

There are four different device configurations (**Table 5**) available defining the watchdog failure and the VCC1 over voltage behavior. The configurations can be selected via the external connection on the INTN pin and the SPI bit **CFG1** in the **HW_CTRL_0** register (see also **Chapter 13.4**):

- CFG0_STATE = '1': Config 1 and Config 3:
 - A watchdog trigger failure leads to SBC Restart Mode and depending on **CFG1** the Fail Output (FO) is activated after the 1st (Config 1) or 2nd (Config 3) watchdog trigger failure;
 - A VCC1 over voltage detection will lead to SBC Restart Mode if VCC1_OV_RST is set.
 VCC1_OV will be set and the Fail Output is activated;
- CFG0_STATE = '0': Config 2 and Config 4:
 - A watchdog trigger failure leads to SBC Fail-Safe Mode and depending on CFG1 the Fail Output (FO) is activated after the 1st (Config 2) or 2nd (Config 4) watchdog trigger failure. The first watchdog trigger failure in Config 4 will lead to SBC Restart Mode;
 - A VCC1 over voltage detection will lead to SBC Fail-Safe Mode if VCC1_OV_RST is set.
 VCC1 OV will be set and the Fail Output is activated;

The respective device configuration can be identified by reading the SPI bit CFG1 in the HW_CTRL_0 register and the CFG0_STATE bit in the WK_LVL_STAT register.

Table 5 shows the configurations and the device behavior in case of a watchdog trigger failure:

Table 5 Watchdog Trigger Failure Configuration

Config	INTN Pin (CFG0_STATE)	SPI Bit CFG1	Event	FO Activation	SBC Mode Entry
1	External pull-up	1	1 x Watchdog Failure	after 1st WD Failure	SBC Restart Mode
2	No ext. pull-up	1	1 x Watchdog Failure	after 1st WD Failure	SBC Fail-Safe Mode



Table 5 Watchdog Trigger Failure Configuration (cont'd)

Config	INTN Pin (CFG0_STATE)	SPI Bit CFG1	Event	FO Activation	SBC Mode Entry
3	External pull-up	0	1 & 2 x Watchdog Failure	after 2nd WD Failure	SBC Restart Mode
4	No ext. pull-up	0	2 x Watchdog Failure	after 2nd WD Failure	SBC Fail-Safe Mode ¹⁾

¹⁾ SBC Restart Mode is entered after the 1. watchdog failure. The 2nd watchdog failure will lead to SBC Fail-Safe Mode

Table 6 shows the configurations and the device behavior in case of a VCC1 over voltage detection when **VCC1_OV_RST** is set:

Table 6 Device Behavior in Case of VCC1 Over Voltage Detection

Config	INTN Pin (CFG0_STATE)	CFG1 Bit	VCC1_O V_RST	Event	VCC1_ OV	FO Activation	SBC Mode Entry
1-4	any value	x	0	1 x VCC1 OV	1	no FO activation	unchanged
1	External pull- up	1	1	1 x VCC1 OV	1	after 1st VCC1 OV	SBC Restart Mode
2	No ext. pull-up	1	1	1 x VCC1 OV	1	after 1st VCC1 OV	SBC Fail-Safe Mode
3	External pull- up	0	1	1 x VCC1 OV	1	after 1st VCC1 OV	SBC Restart Mode
4	No ext. pull-up	0	1	1 x VCC1 OV	1	after 1st VCC1 OV	SBC Fail-Safe Mode

The respective configuration will be stored for all conditions and can only be changed by powering down the device (VS $< V_{POR,f}$) assuming the bit **POR** is cleared right after device power up (see also not on **Page 27**).



5.1.1.2 SBC Init Mode

In SBC Init Mode, the device waits for the microcontroller to finish its startup and initialization sequence.

The SBC starts with a long open watchdog window (see also **Chapter 12.2**).

All diagnosis functions which are by default enabled at device power-up are active.

While in SBC Init Mode any valid SPI command will bring the SBC to SBC Normal Mode, i.e. any register can be written, cleared and read. During the long open window the watchdog has to be triggered. Thereby the watchdog will be automatically configured.

A missing watchdog trigger during the long open window will cause a watchdog failure and the device will enter SBC Restart Mode.

Wake events are ignored during SBC Init Mode and will therefore be lost.

Note: Any SPI command will bring the SBC to SBC Normal Mode even if it is a illegal SPI command (see **Chapter 13.2**).

Note: For a safe start-up, it is recommended to use the first SPI command to trigger and to configure the watchdog (see **Chapter 12.2**).

Note: At power up, no $VCC1_UV$ will be issued nor will FO be triggered as long as VCC1 is below the $V_{RT,x}$ threshold and if VS is below the VCC1 short circuit detection threshold $V_{s,uv}$. The RSTN pin will be kept low as long as VCC1 is below the selected $V_{RT,x}$ threshold and the reset delay time has not expired. After the first threshold crossing of VCC1 > Vrt1,r and RSTN transition from low to high, all subsequent undervoltage events will lead to SBC Restart Mode.



5.1.2 SBC Normal Mode

The SBC Normal Mode is the standard operating mode for the SBC. All configurations have to be done in SBC Normal Mode before entering a low-power mode (see also **Chapter 5.1.6** for the device configuration defining the Fail-Safe Mode behavior). A wake-up event on CAN, WK/VSENSE, FO/GPIO configured as wake input, Timer1 will create an interrupt on pin INTN - however, no change of the SBC mode will occur. The configuration options are listed below:

- VCC1 is active
- VCC2 can be switched ON or OFF (default = OFF)
- CAN is configurable (OFF coming from SBC Init Mode; OFF or wake capable coming from SBC Restart Mode, see also **Chapter 5.1.5**)
- WK/VSENSE pin shows the input level and can be selected to be wake capable (interrupt), the alternative measurement function with the voltage output at FO/GPIO can be activated by setting WK_MEAS
- Cyclic sense can be configured with the HS function of the GPIO (GPIO = '011'), WK/VSENSE input and Timer1
- Cyclic wake can be configured with the Timer
- Watchdog is configurable
- The Charge Pump Output can switched ON or OFF (default = OFF)
- The FO/GPIO output is inactive by default. Coming from SBC Restart Mode FO can be active (due to a failure event, e.g. watchdog trigger failure, VCC1 short circuit, etc.) or inactive (no failure occurred) if configured as FO
- GPIO is configurable and is controlled by PWM; GPIO is OFF coming from SBC Restart Mode

Certain SPI control bits with the bit type 'rwl' can be protected against unintentional modification by setting the CFG_LOCK_1 bit in the register HW_CTRL_2 . The locking mechanism stays activated until the device is powerd down (VS < $V_{POR,f}$). The charge pump and GPIO configuration can also be locked by setting the CFG_LOCK_0 bit in the register HW_CTRL_1 . The lock can be always reset in SBC Normal Mode.

In SBC Normal Mode, there is the possibility of testing the FO output, i.e. to verify if setting the FO/GPIO pin to LOW will create the intended behavior within the system. The FO output can be enabled and then disabled again by the microcontroller by setting the **FO_ON** SPI bit. This feature is only intended for testing purposes.



5.1.3 SBC Stop Mode

The SBC Stop Mode is the first level technique to reduce the overall current consumption by setting the voltage regulators VCC1, VCC2 into a low-power mode. In this mode VCC1 is still active and supplying the microcontroller, which can enter a power-down mode. The VCC2 supply can be configured to stay enabled and CAN to stay in Normal Mode. All settings have to be done before entering SBC Stop Mode. In SBC Stop Mode any kind of SPI WRITE commands are ignored and the SPI_FAIL bit is set, except for changing to SBC Normal Mode, triggering a SBC Soft Reset, refreshing the watchdog as well as for reading and clearing the SPI status registers. A wake-up event on CAN, WK/VSENSE, FO/GPIO if configured as wake input and Timer1 will create an interrupt on pin INTN - however, no change of the SBC mode will occur. The configuration options are listed below:

- VCC1 is ON
- VCC2 is fixed as configured in SBC Normal Mode
- CAN mode is fixed as configured in SBC Normal Mode
- WK/VSENSE pin is fixed as configured in SBC Normal Mode
- Cyclic sense is fixed as configured in SBC Normal Mode
- Cyclic wake is fixed as configured in SBC Normal Mode
- Watchdog is fixed as configured in SBC Normal Mode
- SBC Soft Reset can be triggered
- The Charge Pump state os fixed as configured in SBC Normal Mode
- FO output is fixed if configured as FO, i.e. the state from SBC Normal Mode is maintained unless it is changed by the software, i.e. by clearing the **FAILURE** bit and triggering the watchdog properly
- GPIO is fixed as configured in SBC Normal Mode

An interrupt is triggered on the pin INTN when SBC Stop Mode is entered and not all wake source signalization flags from **WK_STAT_0** and **WK_STAT_1** were cleared.

Note: If outputs are kept enabled during SBC Stop Mode, e.g. HS of GPIO, then the SBC current consumption will increase (see **Chapter 4.4**).

Note: It is not possible to switch directly from SBC Stop Mode to SBC Sleep Mode. Doing so will also set the SPI_FAIL flag and will bring the SBC into Restart Mode.

Note: When WK/VSENSE and FO/GPIO are configured for the alternate measurement function (**WK_MEAS** = 1) then the pins cannot be selected as wake input sources.



5.1.4 SBC Sleep Mode

The SBC Sleep Mode is the second level technique to reduce the overall current consumption to a minimum needed to react on wake-up events or for the SBC to perform autonomous actions (e.g. cyclic sense). In this mode, VCC1 is OFF and not supplying the microcontroller anymore. The VCC2 supply can be configured to stay enabled. The settings have to be done before entering SBC Sleep Mode. A wake-up event on CAN, WK/VSENSE, FO/GPIO if configered as wake input and Timer1 will bring the device via SBC Restart Mode into SBC Normal Mode again and signal the wake source. The configuration options are listed below:

- VCC1 is OFF
- VCC2 is fixed as configured in SBC Normal Mode
- CAN mode changes automatically from ON or Receive Only Mode to wake capable mode or can be selected
 to be OFF
- WK/VSENSE pin is fixed as configured in SBC Normal Mode
- Cyclic sense is fixed as configured in SBC Normal Mode
- Cyclic wake is fixed as configured in SBC Normal Mode, it can be the only activated wake source
- Watchdog is OFF
- The Charge Pump state is fixed as configured in SBC Normal Mode
- FO output is fixed if configured as FO, i.e. the state from SBC Normal Mode is maintained
- GPIO is fixed as configured in SBC Normal Mode, it can be the only wake source if configured as WK/VSENSE
- As VCC1 is OFF during SBC Sleep Mode, no SPI communication is possible;
- The Sleep Mode entry is signalled in the SPI register DEV_STAT with the bit DEV_STAT

It is not possible to switch off all wake sources in SBC Sleep Mode. Doing so will set the **SPI_FAIL** flag and will bring the SBC into SBC Restart Mode.

In order to enter SBC Sleep Mode successfully, all wake source signalization flags from **WK_STAT_0** and **WK_STAT_1** need to be cleared. A failure to do so will result in an immediate wake-up from SBC Sleep Mode by going via SBC Restart to Normal Mode.

All settings must be done before entering SBC Sleep Mode.

Note: If outputs are kept enabled during SBC Sleep Mode, e.g. HS of GPIO, then the SBC current consumption will increase (see **Chapter 4.4**).

Note: The Cyclic Sense function might not work properly anymore in case of a failure event (e.g. overcurrent, over temperature, reset) because the configured HS of the GPIO and Timer might be disabled.

Note: When WK/VSENSE and FO/GPIO are configured for the alternate measurement function (**WK_MEAS** = 1) then the pins cannot be selected as wake input sources.

5.1.5 SBC Restart Mode

There are multiple reasons to enter the SBC Restart Mode. The purpose of the SBC Restart Mode is to reset the microcontroller:

- in case of under voltage on VCC1 in SBC Normal and SBC Stop Mode and SBC Init Mode after RSTN has been released,
- in case of over voltage on VCC1 if the bit VCC1_OV_RST is set and if CFG0_STATE = '1',
- due to 1st incorrect Watchdog triggering (only if Config1, Config3 or Config 4 is selected, otherwise SBC Fail-Safe Mode is immediately entered),
- In case of a wake event from SBC Sleep or SBC Fail-Safe Mode or a release of over temperature shutdown (TSD2) out of SBC Fail-Safe Mode this transition is used to ramp up VCC1 after a wake in a defined way.

From SBC Restart Mode, the SBC goes automatically to SBC Normal Mode, i.e the mode is left automatically by the SBC without any microcontroller influence. The SBC MODE bits are cleared. As shown in Figure 40 the Reset Output (RSTN) is pulled low when entering Restart Mode and is released at the transition to Normal Mode after the reset delay time (t_{RD1}). The watchdog timer will start with a long open window starting from the moment of the rising edge of RSTN and the watchdog period setting in the register WD_CTRL will be changed to the respective default value '100'.

Leaving the SBC Restart Mode will not result in changing / deactivating the Fail Output.

The behavior of the blocks is listed below:

- FO (if configured as FO) is activated in case of a 1st watchdog trigger failure for Config1 or a 2nd watchdog failure for Config3 or in case of VCC1 over voltage detection (if VCC1_OV_RST is set)
- · VCC1 is ON or ramping up
- VCC2 will be disabled if it was activated before
- CAN is "woken" due to a wake event or OFF depending on previous SBC and transceiver mode (see also Chapter 8). It is wake capable when it was in CAN Normal-, Receive Only or wake capable mode before SBC Restart Mode
- GPIO behavior: switched OFF if configured as LS or HS, see also Chapter 11.1.2
- RSTN is pulled low during SBC Restart Mode
- SPI communication is ignored by the SBC, i.e. it is not interpreted
- The Restart Mode entry is signalled in the SPI register DEV_STAT with the bits DEV_STAT

Table 7 Reasons for Restart - State of SPI Status Bits after Return to Normal Mode

Prev. SBC Mode	Event	DEV_STAT	WD_FAIL	VCC1_UV	VCC1_OV	VCC1_SC
Normal	1x Watchdog Failure	01	01	х	х	х
Normal	2x Watchdog Failure	01	10	х	х	х
Normal	VCC1 under voltage reset	01	xx	1	х	х
Normal	VCC1 over voltage reset	01	xx	х	1	х
Stop	1x Watchdog Failure	01	01	х	х	х
Stop	2x Watchdog Failure	01	10	х	х	х
Stop	VCC1 under voltage reset	01	xx	1	х	х
Stop	VCC1 over voltage reset	01	xx	х	1	Х



Table 7 Reasons for Restart - State of SPI Status Bits after Return to Normal Mode (cont'd)

Prev. SBC Mode	Event	DEV_STAT	WD_FAIL	VCC1_UV	VCC1_OV	VCC1_SC
Sleep	Wake-up event	10	xx	X	х	х
Fail-Safe	Wake-up event	01	see "Reasons for Fail Safe, Table 8 "			

Note: An over voltage event on VCC1 will only lead to SBC Restart Mode if the bit VCC1_OV_RST is set and if CFG0_STATE = '1' (Config 1/3).

Note: The content of the WD_FAIL bits will depend on the device configuration, e.g. 1 or 2 watchdog failures.

5.1.6 SBC Fail-Safe Mode

The purpose of this mode is to bring the system in a safe status after a failure condition by turning off the VCC1 supply and powering off the microcontroller. After a wake event the system is then able to restart again.

The Fail-Safe Mode is automatically reached for following events:

- after an SBC thermal shutdown (TSD2) (see also Chapter 12.8.3),
- in case of over voltage on VCC1 if the bit VCC1_OV_RST is set and if CFG0_STATE = '0',
- after a 1st incorrect watchdog trigger in Config2 (CFG1 = 1) and after a 2nd incorrect watchdog trigger in Config4 (CFG1 = 0) (see also Chapter 5.1.1),
- if VCC1 is shorted to GND (see also **Chapter 12.6**),

In this case, the default wake sources CAN, WK/VSENSE and FO/GPIO if configured as wake input (see also registers BUS_CTRL_0, WK_CTRL_1 and GPIO_CTRL) are activated, the wake events are cleared in the register WK_STAT_0 and WK_STAT_1, and all output drivers and all voltage regulators are switched off. The SBC Fail-Safe Mode is entered regardless if FO is configured as FO or GPIO. When WK/VSENSE and FO/GPIO are configured for the alternate measurement function (WK_MEAS = 1) then the pins will stay configured for the measurement function when SBC Fail-Safe Mode is entered, i.e. they will not automatically be activated as wake sources.

The SBC Fail-Safe Mode will be maintained until a wake event on the default wake sources occurs. To avoid any fast toggling behavior a filter time of typ. 100ms (t_{FS,min}) is implemented. Wake events during this time will be stored and will automatically lead to entering SBC Restart Mode after the filter time.

In case of an VCC1 over temperature shutdown (TSD2) the SBC Restart Mode will be reached automatically after a filter time of typ. 1s (t_{TSD2}) without the need of a wake event once the device temperature has fallen below the TSD2 threshold. Please see **Chapter 12.8.3** for extending the minimum TSD2 waiting time. Leaving the SBC Fail-Safe Mode will not result in deactivation of the Fail Output pins.

The following functions are influenced during SBC Fail-Safe Mode:

- FO output (if configured as FO) is activated (see also Chapter 11)
- VCC1 is switched OFF
- VCC2 is switched OFF
- CAN is set to wake capable
- · GPIO behavior:
- if configured as HS or LS: it is switched OFF



- if configured as wake input: it is set to wake capable through static sense
- WK/VSENSE pin is set to wake capable through static sense (only if WK_MEAS = 0)
- · Cyclic sense and Cyclic wake is disabled
- SPI communication is disabled because VCC1 is OFF
- The Fail-Safe Mode activation is signalled in the SPI register DEV_STAT with the bits FAILURE and DEV_STAT



Table 8 Reasons for Fail-Safe - State of SPI Status Bits after Return to Normal Mode

Prev. SBC Mode	Failure Event	DEV_ STAT	TSD2	WD_ FAIL	VCC1_ UV	VCC1_ OV	VCC1_ SC
Normal	1 x Watchdog Failure	01	х	01	х	х	х
Normal	2 x Watchdog Failure	01	х	10	Х	х	х
Normal	TSD2	01	1	xx	х	х	х
Normal	VCC1 short to GND	01	х	XX	1	х	1
Normal	VCC1 over voltage	01	х	XX	х	1	х
Stop	1 x Watchdog Failure	01	х	01	х	х	х
Stop	2 x Watchdog Failure	01	х	10	х	x	х
Stop	TSD2	01	1	xx	х	х	х
Stop	VCC1 short to GND	01	x	xx	1	х	1
Stop	VCC1 over voltage	01	х	XX	х	1	х

Note: An over voltage event on VCC1 will only lead to SBC Fail-Safe Mode if the bit VCC1_OV_RST is set and if CFG0_STATE = '0' (Config 2/4).

Note: The content of the WD_FAIL bits will depend on the device configuration, e.g. 1 or 2 watchdog failures.

5.1.7 SBC Development Mode

The SBC Development Mode is used during the development phase of the module. It is especially useful for software development.

Compared to the default SBC user mode operation, this mode is a super set of the state machine. The device will start also in SBC Init Mode and it is possible to use all the SBC Modes and functions with following differences:

- Watchdog is stopped and does not need to be triggered. Therefore no reset is triggered due to watchdog failure
- SBC Fail-Safe and SBC Restart Mode are not reached due to watchdog failure but the other reasons to enter these modes are still valid
- CAN and VCC2 default value in SBC INIT MODE and entering SBC Normal Mode from SBC Init Mode is ON instead of OFF

The SBC Software Development Mode is reached automatically if the TEST pin is set HIGH (i.e. connected to VCC1 with (5V level) during SBC Init Mode. The voltage level monitoring is started as soon as VS > $V_{POR,r}$ and VCC1 > $V_{RT1,r}$. The Software Development Mode is set and maintained if SBC Init Mode is left by sending any SPI command while TEST is HIGH. The bit SBC_DEV_LVL is showing the status of the Software Development Mode.

The Test pin has an integrated pull-down resistor R_{TEST} (switched ON only during SBC Init Mode) to prevent an unintentional SBC Software Development entry (see also **Figure 6**).






Figure 6 Block Diagram of pin TEST for SBC Software Development Mode detection

In case the pin level will toggle with a period higher than t_{TEST} during the monitoring period then the SBC Development Mode is not reached .

The SBC will remain in this mode for all conditions and can only be left by powering down the device $(VS < V_{POR.f})$.

Note: If the SBC enters SBC Fail Safe Mode due to VCC1 short circuit to GND during the SBC INIT Mode the SBC Development will not be entered and can only be reached at the next power-up of the SBC after the VCC1 short circuit is removed.



5.1.8 Electrical Characteristics

Table 9 Pin TEST for Software Development Modeselection¹⁾

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Pull-down Resistance at pin TEST	R_{TEST}	8	10	12	kΩ	$^{2)}V_{\text{TEST}} = V_{\text{CC1}};$ SBC Init Mode;	P_5.1.1
TEST Input Filter Time	t_{TEST}	51	64	77	μs	3)	P_5.1.2
TEST High Input Voltage Threshold	$V_{TEST,IH}$	_	-	0.7* V _{CC1}	V	2)	P_5.1.3
TEST Low Input Voltage Threshold	$V_{ITEST,IL}$	0.3* V _{CC1}	-	-	V	2)	P_5.1.4
TEST Hysteresis of Input Voltage	$V_{TEST,IHY}$	-	0.12* V _{CC1}	-	V	2)	P_5.1.5

¹⁾ The external capacitance on this pin must be limited to less than 10nF to ensure proper detection of SBC Development Mode and SBC User Mode operation.

²⁾ Not subject to production test, specified by design.

³⁾ Not subject to production test, tolerance defined by internal oscillator tolerance.

5.2 Wake Features

Following wake sources are implemented in the device:

- Static Sense: WK/VSENSE and GPIO WK input is permanently active, only WK_EN and/or if FO/GPIO is enabled as wake input are set (see Chapter 9.2.2 & Chapter 11.1.3)
- Cyclic Sense: WK/VSENSE input only active during on-time of cyclic sense period. Internal timer is
 activating GPIO HS during on-time for sensing the WK/VSENSE input (see Chapter 5.2.1)
- Cyclic Wake: wake controlled by internal timer, wake inputs are not used for cyclic wake (see Chapter 5.2.2)
- CAN wake: Wake-up via CAN message, i.e. CAN wake-up pattern (WUP, see also Chapter 8) or CAN wake-up frame (WUF, see also Chapter 5.5)

5.2.1 Cyclic Sense

The cyclic sense feature is intended to reduce the quiescent current of the device and the application. In the cyclic sense configuration, GPIO configured as high-side driver is switched on periodically controlled by TIMER_CTRL. The high-side driver supplies external circuitries e.g. switches and/or resistor arrays, which are connected to the wake input WK (see Figure 7). Any edge change of the WK/VSENSE input signal during the on-time of the cyclic sense period causes a wake. Depending on the SBC mode, either the INTN is pulled low (SBC Normal Mode and Stop Mode) or the SBC is woken enabling the VCC1 (after SBC Sleep Mode).




Figure 7 Cyclic Sense Working Principle



5.2.1.1 Configuration and Operation of Cyclic Sense

The correct sequence to configure the cyclic sense is shown in **Figure 8**. All the configurations have to be performed before the on-time is set in the TIMER_CTRL registers.

Cyclic Sense (=Timer) will start as soon as the respective on-time has been selected independently from the assignment of the HS and filter configuration. The correct configuration sequence is as follows:

- Configuring GPIO as HS with cyclic sense functionality
- Enabling WK/VSENSE as wake source
- Selecting the pull-up/down configuration, all configurations are valid for cyclic sense, recommended is the automatic pull-up / down selection
- Configuring the timer period and on-time




Figure 8 Cyclic Sense: Configuration and Sequence

Note: If the sequence is not ensured then the cyclic sense function might not work properly, e.g. an interrupt could be missed or an unintentional interrupt could be triggered

Note: All configurations of period and on-time can be selected. However, recommended on-times for cyclic sense are 0.1ms, 0.3ms and 1ms for quiescent curren saving reasons. The SPI_FAIL will be set if the ontime is longer than the period.

Note: A learning cycle is started every time when the timer is started via the on-time



The first sample of the WK/VSENSE input value (HIGH or LOW) is taken as the reference for the next cycle. If a change of the WK/VSENSE input level is detected during the on-time of the second or later cycle then a a wake-up from SBC Sleep Mode or an interrupt during SBC Normal or SBC Stop Mode will be triggered.

A filter time of $16\mu s$ is implemented to avoid a parasitic wake-up due to transients or EMC disturbances. The filter time \mathbf{t}_{FWK1} is triggered right at the end of the selected on-time and a wake signal is recognized if:

- there was an input level change (crossing the switching threshold level V_{WKth}) between the current and previous cycle and
- the input level did not change during the filter time

A wake event due to cyclic sense will also set the bit **WK_WU**.

During Cyclic Sense, **WK_LVL_STAT** is updated only with the sampled voltage levels of the WK/VSENSE pin in SBC Normal or SBC Stop Mode.

The functionality of the sampling and different scenarios are depicted in **Figure 9** to **Figure 11**. The behavior in SBC Stop and SBC Sleep Mode is identical except that in SBC Normal and Stop Mode INTN will be triggered to signal a change of WK/VSENSE input level and in SBC Sleep Mode, VCC1 will power-up instead. A wake event will be triggered regardless if the bit **WK_WU** is already set.




Figure 9 Cyclic Sense Timing






Figure 10 Cyclic Sense Example Timing for SBC Stop Mode, HS starts LOW, GND based WK/VSENSE input




Figure 11 Cyclic Sense Example Timing for SBC Sleep Mode, HS starts with ON, GND based WK/VSENSE input

The cyclic sense function will be disabled in case of following conditions:



- in case SBC Fail-Safe Mode is entered: The HS GPIO switch will be disabled and the wake pin will be changed to static sensing
- In SBC Normal, Stop, or Sleep Mode in case of an overcurrent or overtemperature (TSD2) event: the HS GPIO switch will be disabled

Note: The internal timer for cyclic sense is cleared automatically in case the HS switch is turned off due to above mentioned failures or during SBC Restart Mode. This must be considered to avoid loss of wake events.

5.2.1.2 Cyclic Sense in Low-Power Mode

If cyclic sense is intended for SBC Stop or SBC Sleep Mode mode, it is necessary to activate cyclic sense in SBC Normal Mode before going to the low-power mode. A wake event due to cyclic sense will set the bit **WK_WU**. In SBC Stop Mode a wake event will trigger an interrupt, in SBC Sleep Mode the wake event will send the device via SBC Restart Mode to SBC Normal Mode.

Before returning to SBC Sleep Mode, the wake status register **WK_STAT_0** and **WK_STAT_1** needs to be cleared. Trying to go to SBC Sleep Mode with uncleared wake flags will lead to a direct wake-up from Sleep Mode by going via Restart Mode to Normal Mode and triggering of RSTN.

The reason for this behavior is to prevent a loss of an wake event during the transition.



5.2.2 Cyclic Wake

The cyclic wake feature is intended to reduce the quiescent current of the device and application.

For the cyclic wake feature the timer is configured as internal wake-up source and will periodically trigger an interrupt on INTN in SBC Normal and SBC Stop Mode. During SBC Sleep Mode, the timer trigger will wake up the device again, the device enters via SBC Restart Mode the SBC Normal Mode.

The correct sequence to configure the cyclic wake is shown in **Figure 12**. The sequence is as follows:

- First, disable the timer to ensure that there is no unintentional interrupt when activating cyclic wake,
- Configure the respective period of the Timer. Also an on-time (any value) must be selected to start the
 cyclic wake even if the value is ignored.
- Enable Timer as a wake-up source in the register WK_CTRL_0,




Figure 12 Cyclic Wake: Configuration and Sequence

As in cyclic sense, the cyclic wake function will start as soon as the on-time is configured. An interrupt is generated for every start of the on-time except for the very first time when the timer is started.



5.2.3 Internal Timer

The integrated timer can be used to control the below features:

- Cyclic Wake, i.e. to wake up the microcontroller periodically in SBC Normal, Stop and Sleep Mode
- Cyclic Sense, i.e. to perform cyclic sensing using the wake input WK/VSENSE and the GPIO configured as HS by mapping the timer accordingly via the **GPIO_CTRL** register.

Following periods and on-times can be selected via the register **TIMER_CTRL** respectively:

- Period: 10ms, 20ms, 50ms, 100ms, 200ms, 500ms, 1s, 2s, 5s, 10s, 20s, 50s, 100s, 200s, 500s, 1000s
- On time: 0.1ms / 0.3ms / 1.0ms / 10ms / 20ms / OFF at HIGH or LOW

Note: It is also possible to activate cyclic sense and cyclic wake at the same time with one timer setting



5.3 Charge Pump Output for Reverse Polarity Protection

A gate-driver (charge-pump output) is integrated in the TLE9461-3ES to drive external n-channel logic-level MOS-FETs on-board to provide Reverse Polarity Protection in the application or to control a KL. 30 switch (see **Figure 13**). The gate voltage is provided at the pin VCP which should be connected as shown in **Chapter 14** "Application Information.

The Charge Pump is able to drive up to 3 n-channel MOSFETs with a typ. Ron of $5m\Omega$.




Figure 13 Simplified Charge Pump Block

The charge pump output VCP is disabled in SBC Init Mode and can be configured in SBC Normal Mode via the SPI bit **CP_EN**. To prevent an unintentional modification of the charge pump state the bit **CP_EN** can be locked by setting the bit **CFG_LOCK_0**. In case the charge pump output must be disabled again then it is necessary to clear **CFG_LOCK_0** before.

The Charge Pump will also stay enabled in the SBC Stop, Sleep, Restart or Fail-Safe Mode if it was not disabled before entering the respective mode. It will not switch off due to overvoltage.

Diagnosis is available by checking the bit **CP_EN**.



5.3.1 Electrical Characteristics

Table 10 Charge Pump Output CP

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Values Min. Typ. Max.		Unit	Note /	Number	
				Max.		Test Condition	
Charge Pump Output Voltage	V_{CP_1}	V _S + 5	-	V _S +6	V	$V_{\rm S}$ = 5.5V; $I_{\rm CP}$ = -40uA	P_5.3.1
Charge Pump Output Voltage	V_{CP_2}	V _S + 10	-	V _S + 14	V	$I_{\rm CP}^{1)} V_{\rm S} = 10 {\rm V};$ $I_{\rm CP} = -100 {\rm uA}$	P_5.3.2
Charge Pump Output Voltage	V_{CP_3}	V _S + 10	-	V _S +16	V	$V_{\rm S} \ge 13.5 {\rm V};$ $I_{\rm CP} = -200 {\rm uA}$	P_5.3.3
Charge Pump Output Current	I_{CP}	200	-	400	μΑ	$^{1)}V_{\rm CP} = V_{\rm S} + 10V;$ $V_{\rm S} \ge 13.5V$	P_5.3.4
Charge Pump Leakage Current	$I_{CP,LK}$	-	0.5	2	μΑ	$^{1)}V_{\rm CP} = 0$ V = OFF; $V_{\rm S} = 13.5$ V	P_5.3.5
Charge Pump Enabling Time	t _{CP_ON}		150	200	μѕ	CSN = HIGH to $V_{CP} > V_{S} + 10V;$ $V_{S} = 13.5V$	P_5.3.6
Charge Pump Disabling Time	t _{CP_OFF}	-	30	50	μs	$CSN = HIGH to$ $V_{CP} < V_{S} + 2V;$ $V_{S} = 13.5V$	P_5.3.7
Charge Pump Switching Frequency (default value)	$f_{\sf CP}$	1.62	2.2	2.64	MHz	2)	P_5.3.8

¹⁾ Not subject to production test, specified by design.

²⁾ Not subject to production test, tolerance defined by internal oscillator tolerance.



5.4 High-Voltage Measurement Interface

5.4.1 Block Description

This function provides the possibility to measure a voltage, e.g. the unbuffered battery voltage, with the protected WK/VSENSE HV-input. The measured voltage is routed out at FO/GPIO in case it is not configured as FO.

A simple external voltage divider needs to be placed externally to provide the correct voltage level to the microcontroller A/D converter input. For power-saving reasons, the function is available only in SBC Normal Mode and it is disabled in all other SBC modes.

The benefits of the function is that the signal is measured by a HV-input pin and that there is no current flowing through the resistor divider during low-power modes.

The functionality is shown in a simplified application diagram in Figure 55.

5.4.2 Functional Description

This measurement function is by default disabled. In this case, WK/VSENSE and FO/GPIO have their default functionality. The switch S_MEAS is open for this configuration (see Figure 55), i.e there is no conection between the pins. The measurement function can be enabled via the SPI bit WK_MEAS. If WK_MEAS is set to '1', then the measurement function is enabled and the switch S_MEAS is closed in SBC Normal Mode. S_MEAS is open in all other SBC modes. If this function the pull-up and pull-down currents of WK/VSENSE and FO/GPIO are disabled and the internal WK/VSENSE and FO/GPIO signals are gated. In addition, the settings for WK/VSENSE and FO/GPIO in the registers WK_PUPD_CTRL, WK_CTRL_1 and GPIO_CTRL are ignored but changing these setting is not prevented. The registers WK_STAT_0, WK_STAT_1 and WK_LVL_STAT are not updated with respect to the inputs WK/VSENSE and FO/GPIO. However, if only WK/VSENSE or GPIO WK are set as wake sources and a SBC Sleep Mode command is set, then the SPI_FAIL flag will be set and the SBC will be changed into SBC Restart Mode (see Chapter 5.1 also for wake capability of WK/VSENSE and GPIO WK).

If **WK_MEAS** is set then neither the FO (including the FO test via **FO_ON**) nor the GPIO functionality or wake functionality will be available. Trying to change the FO/GPIO or WK/VSENSE configurations will set the **SPI_FAIL**.

If FO/GPIO is configured as FO or any other GPIO configuration, then **WK_MEAS** cannot be set and **SPI_FAIL** is triggered, i.e. FO/GPIO must be first set to off.

Table 11 Differences between Normal WK Function and Measurement Function

Affected Settings/Modules for WK/VSENSE and FO/GPIO Inputs	WK_MEAS = 0	WK_MEAS = 1
S_MEAS configuration	'open'	'closed' in SBC Normal Mode, 'open' in all other SBC Modes but configuration is kept
Internal WK/VSENSE & FO/GPIO signal processing	Default wake and level signaling function, WK_STAT_0, WK_STAT_1 and WK_LVL_STAT are updated accordingly	WK/VSENSE and FO/GPIO signals are gated internally, WK_STAT_0, WK_STAT_1 and WK_LVL_STAT are not updated



Table 11 Differences between Normal WK Function and Measurement Function (cont'd)

Affected Settings/Modules for WK/VSENSE and FO/GPIO Inputs	WK_MEAS = 0	WK_MEAS = 1		
WK_EN, GPIO configured as WK	Wake-up via WK/VSENSE and GPIO WK possible	Setting the wake enable bits is ignored but is not prevented. If only WK_EN and/or GPIO as WK are set while trying to go to SBC Sleep Mode, then the SPI_FAIL flag will be set and the SBC will be changed into SBC Restart Mode		
SBC Fail-Safe Mode behavior	WK/VSENSE is automatically activated as wake soure; see Table 27 for GPIO behavior	Measurement function configuration is kept, switch S_MEAS is open		
WK_PUPD_CTRL	normal configuration is possible	no pull-up or pull-down enabled		
FO functionality	FO functionality is available if configured accordingly	FO functionality is not available. FO/GPIO must first be set to OFF before setting WK_MEAS . Otherwise the SPI_FAIL flag will be set.		

Note: There is a diode in series to the switch S_MEAS (not shown in the **Figure 55**), which will influence the temperature behavior of the switch. See also **Figure 14**.

5.4.3 Electrical Characteristics

Table 12 Measurement Interface

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Values l		Unit	Note /	Number	
		Min.	Тур.	Max.		Test Condition	
Input leakage current	V_{WK_IN}	-2		2	μΑ	0 V < V _{WK_IN} < 40V	P_5.4.1
Drop Voltage across S_MEAS switch	V _{Drop,S_MEAS}		1000		mV	¹⁾ Drop Voltage between WK/VSENSE and FO/GPIO when enabled for voltage measurement; I_{WK1} = 500μA; T_j = 25°C Refer to Figure 14	P_5.4.2

1) Not subject to production test; specified by design




Figure 14 Typical Drop Voltage Characteristics of switch S_MEAS (between WK/VSENSE & FO/GPIO)



5.5 Partial Networking on CAN

5.5.1 CAN Partial Networking - Selective Wake Feature

The CAN Partial Networking feature can be activated for SBC Normal Mode, in SBC Sleep Mode and in SBC Stop Mode. For SBC Sleep Mode the Partial Networking has to be activated before sending the SBC to Sleep Mode. For SBC Stop Mode the Partial Networking has to be activated before going to SBC Stop Mode.

There are 2 detection mechanism available

- WUP (Wake-Up Pattern) this is a CAN wake, that reacts on the CAN dominant time, with 2 dominant signals as defined in ISO WG11898-6.
- WUF (Wake-Up frame) this is the wake-up on a CAN frame that matches the programmed message filter configured in the SBC via SPI.

The default baudrate is set to 500kBaud. Besides the commonly used baudrates of 125kBaud and 250kBaud, other baudrates up to 1MBaud can be selected (see **Chapter 13** for more details).



5.5.2 SBC Partial Networking Function

The CAN Partial Networking Modes are shown in this figure.




Figure 15 CAN Selective Wake State Diagram



5.5.2.1 Activation of SWK

Below figure shows the principal of the SWK activation.




Figure 16 Flow for activation of SWK



5.5.2.2 Wake-up Pattern (WUP)

A WUP is signaled on the bus by two consecutive dominant bus levels for at least t_{Wake1} , each separated by a recessive bus level.




Figure 17 WUP detection following the definition in ISO 11898-5

5.5.2.3 Wake-up Frame (WUF)

The wake-up frame is defined in ISO 11898-6

Only CAN frames according ISO11989-1 are considered as potential wake-up frames.

A bus wake-up shall be performed, if selective wake-up function is enabled and a "valid WUF" has been received. The transceiver may ignore up to four consecutive CAN data frames that start after switching on the bias.

A received frame is a "valid WUF" in case all of the following conditions are met:

• The ID of the received frame is exactly matching a configured ID in the relevant bit positions. The relevant bit positions are given by an ID mask. The ID and the ID mask might have either 11 bits or 29 bits.

Light CAN SBC Family TLE9461-3ES



- The DLC of the received frame is exactly matching the configured DLC.
- In case DLC is greater than 0, the data field of the received frame has at least one bit set in a bit position, where also in the configured data mask in the corresponding bit position the bit is set.
- No error exists according to ISO 11898-1 except errors which are signalled in the ACK field and EOF field.

5.5.2.4 CAN Protocol Error Counter

The counter is incremented, when a bit stuffing, CRC or form error according to ISO11898-1 is detected. If a frame has been received that is valid up to the end of the CRC field and the counter is not zero, the counter is decremented.

If the counter has reached a value of 31, the following actions is performed on the next increment of this counter:

- The selective wake function is disabled,
- the CAN transceiver is woken,
- SYSERR is set and the error counter value = 32 can be read.

On each increment or decrement of the counter the decoder unit waits for at least 6 and most 10 recessive bits before considering a dominant bit as new start of frame.

The error counter is enabled:

whenever the CAN is in Normal Mode, Receive Only Mode or in WUF detection state.

The error counter is cleared under the following conditions:

- at the transition from WUF detection to WUP detection 1 (after t_{SILENCE} expiration, while SWK is correctly enabled)
- When WUF detection state is entered (in this way the counter will start from 0 when SWK is enabled)
- At CAN rearming (when exiting the woken state)
- When the CAN Mode bits are selected '000', '100' (CAN off) or 0'01' (Wake capable without SWK function enabled)
- While CAN_FD_EN = '1' and DIS_ERR_CNT = '1'
 (the counter is cleared and stays cleared when these two bits are set in the SPI registers)

The Error Counter is frozen:

· after a wake-up being in woken state

The counter value can be read out of the bits **ECNT**.



5.5.3 Diagnoses Flags

5.5.3.1 PWRON/RESET-FLAG

The power-on reset can be detected and read by the **POR** bit in the SBC Status register.

The VS power on resets all register in the SBC to reset value. SWK is not configured.

5.5.3.2 BUSERR-Flag

Bus Dominant Time-out detection is implemented and signaled by CAN_Fail_x in register BUS_STAT.

5.5.3.3 TXD Dominant Time-out flag

TXD Dominant timeout is shown in the SPI bit CAN_FAIL_x in register BUS_STAT.

5.5.3.4 **WUP** Flag

The WUP bit in the **SWK_STAT** register shows that a Wake-Up Pattern (WUP) has caused a wake of the CAN transceiver. It can also indicate an internal mode change from WUP detection 1 state to WUF detection after a valid WUP.

In the following case the bit is set:

- SWK is activated: due to t_{SILENCE}, the CAN changes into the state WUP detection 1. If a WUP is detected in this state, then the WUP bit is set
- SWK is deactivated: the WUP bit is set if a WUP wakes up the CAN. In addition, the CAN_WU bit is set.
- in case WUP is detected during WUP detection 2 state (after a SYSERR) the bits **WUP** and **CAN_WU** are set The **WUP** bit is cleared automatically by the SBC at the next rearming of the CAN transceiver.

Note: It is possible that WUF and WUP bit are set at the same time if a WUF causes a wake out of SWK, by setting the interrupt or by restart out of SBC Sleep Mode. The reason is because the CAN has been in WUP detection 1 state during the time of SWK mode (because of t_{SILENCE}). See also **Figure 15**.

5.5.3.5 WUF Flag (WUF)

The WUF bit in the **SWK_STAT** register shows that a Wake-Up frame (WUF) has caused a wake of the CAN block. In SBC Sleep Mode this wake causes a transition to SBC Restart Mode, in SBC Normal Mode and in SBC Stop Mode it causes an interrupt. Also in case of this wake the bit **CAN_WU** in the register **WK_STAT_0** is set.

The **WUF** bit is cleared automatically by the SBC at the next rearming of the CAN SWK function.

5.5.3.6 SYSERR Flag (SYSERR)

The bit **SYSERR** is set in case of an configuration error and in case of an error counter overflow. The bit is only updated (set to '1') if a CAN mode with SWK is enabled via CAN_x. An interrupt is triggered on INTN every time SYSERR is set.

When programming selective wake via CAN_x, SYSERR = '0' signals that the SWK function has been enabled. The bit can be cleared via SPI. The bit is '0' after Power on Reset of the SBC.



5.5.3.7 Configuration Error

A configuration error sets the SYSERR bit to '1'. A configuration check is performed when enabling SWK via the bits CAN_x . If the check is successful SWK is enabled, the bit SYSERR is set to '0'. In SBC Normal Mode it is also possible to detect a Configuration Error while SWK is enabled. This will occur if the **CFG_VAL** bit is cleared, e.g. by changing the SWK registers (from address 010 0001 to address 011 0011). In SBC Stop Mode and SBC Sleep Mode this is not possible as the SWK registers can not be changed.

Configuration Check:

in SBC Restart Mode, the **CFG_VAL** bit is cleared by the SBC. If the SBC Restart Mode was not triggered by a WUF wake up from SBC Sleep Mode and the CAN was with SWK enabled, than the **SYSERR** bit will be set. The SYSERR bit has to be cleared by the microcontroller.

The SYSERR bit cannot be cleared when CAN_2 is '1' and below conditions occur:

- Data valid bit not set by microcontroller, i.e. CFG_VAL is not set to '1'. The CFG_VAL bit is reset after SWK wake and needs to be set by the microcontroller before activation SWK again.
- CFG_VAL bit reset by the SBC when data are changed via SPI programming. (Only possible in SBC Normal Mode)

Note: The SWK configuration is still valid if only the **SWK_CTRL** register is modified.

5.5.3.8 CAN Bus Timeout-Flag (CANTO)

In CAN WUF detection and CAN WUP detection 2 state the bit CANTO is set to '1' if the time $t_{SILENCE}$ expires. The bit can be cleared by the microcontroller. If the interrupt function for CANTO is enabled then an interrupt is generated in SBC Stop or SBC Normal Mode when the CANTO set to '1'. The interrupt is enabled by setting the bit <code>CANTO_MASK</code> to '1'. Each CANTO event will trigger a interrupt even if the CANTO bit is not cleared.

There is no wake out of SBC Sleep Mode because of CAN time-out.

5.5.3.9 CAN Bus Silence-Flag (CANSIL)

In CAN WUF detection and CAN WUP detection 2 state the bit CANSIL is set to '1' if the time $t_{SILENCE}$ expires. The CANSIL bit is set back to '0' with a WUP. With this bit the microcontroller can monitor if there is activity on the CAN bus while being in SWK Mode. The bit can be read in SBC Stop and SBC Normal Mode.

5.5.3.10 SYNC-FLAG (SYNC)

The bit SYNC shows that SWK is working and synchronous to the CAN bus. To get a SYNC bit set it is required to enable the CAN to CAN Normal or in Receive Only Mode or in WUF detection. It is not required to enable the CAN SWK Mode.

The bit is set to '1' if a valid CAN frame has been received (no CRC error and no stuffing error). It is set back to '0' if a CAN protocol error is detected. When switching into SWK mode the SYNC bit indicates to the microcontroller that the frame detection is running and the next CAN frame can be detected as a WUF, CAN wake-up can now be handled by the SBC. It is possible to enter a SBC low-power mode with SWK even if the bit is not set to '1', as this is necessary in case of a silent bus.

5.5.3.11 SWK_SET FLAG (SWK_SET)

The SWK_SET bit is set to signalize the following states (see also **Figure 15**):

· when SWK was correctly enabled in WUF Detection state,

Light CAN SBC Family TLE9461-3ES



- when SWK was correctly enabled when in WUP Detection 1 state,
- after a SYSERR before a wake event in WUP Detection 2 state,

The bit is cleared under following conditions:

- after a wake-up (ECNT overflow, WUP in WUP detection 2, WUF in WUF detection)
- if CAN_2 is cleared



5.5.4 SBC Modes for Selective Wake (SWK)

The SBC mode is selected via the **MODE** bits as described in **Chapter 5.1**.

The mode of the CAN transceiver needs to be selected in SBC Normal Mode. The CAN mode is programed the bits CAN_0, CAN_1 and CAN_2. In the low-power modes (SBC Stop, SBC Sleep) the CAN mode can not be changed via SPI.

The detailed SBC state machine diagram including the CAN selective wake feature is shown in Figure 4.

The application must now distinguish between the normal CAN operation and the selective wake function:

- WK Mode: This is the normal CAN wake capable mode without the selective wake function
- SWK Mode: This is the CAN wake capable mode with the selective wake function enabled

Figure 18 shows the possible CAN transceiver modes.




Figure 18 CAN SWK State Diagram

5.5.4.1 SBC Normal Mode with SWK

In SBC Normal Mode the CAN Transceiver can be switched into the following CAN Modes

- CAN off
- CAN WK Mode (without SWK)
- CAN SWK Mode
- CAN Receive Only (No SWK activated)
- CAN Receive Only Mode with SWK
- CAN Normal Mode (No SWK activated)
- CAN Normal Mode with SWK

Light CAN SBC Family TLE9461-3ES



In the CAN Normal Mode with SWK the CAN Transceiver works as in SBC Normal Mode, so bus data is received through RXD, data is transmitted through TXD and sent to the bus. In addition the SWK block is active. It monitors the data on the CAN bus, updates the error counter and sets the **CANSIL** flag if there is no communication on the bus.

It will generate an CAN Wake interrupt in case a WUF is detected (RXD is not pulled to low in this configuration). In CAN Receive Only Mode with SWK, CAN data can be received on RXD and SWK is active, no data can be sent to the bus.

The bit **SYSERR** = '0' indicates that the SWK function is enabled, and no frame error counter overflow is detected.

Table 13 CAN Modes selected via SPI in SBC Normal Mode

CAN Mode		CAN_2	CAN_1	CAN_0
CAN off		0	0	0
CAN WK Mode (no SWK)		0	0	1
CAN Receive Only (no SWK)	/ ,	0	1	0x
CAN Normal Mode (no SWK)		0	1	1
CAN off		1	0	0
CAN SWK Mode		1	0	1
CAN Receive Only with SWK		1	1	0
CAN Normal Mode with SWK		1	1	1

When reading back CAN_x the programmed mode is shown in SBC Normal Mode. To read the real CAN mode the bits **SYSERR**, **SWK_SET** and **CAN** have to be evaluated. A change out of SBC Normal Mode can change the CAN_0 and CAN_1 bits.

5.5.4.2 SBC Stop Mode with SWK

In SBC Stop Mode the CAN Transceiver can be operated with the following CAN Modes

- CAN off
- CAN WK Mode (no SWK)
- CAN SWK Mode
- CAN Receive Only (no SWK)

To enable CAN SWK Mode the CAN has to be switched to "CAN Normal Mode with SWK", "CAN Receive Only Mode with SWK" or to "CAN SWK Mode" in SBC Normal Mode before sending the SBC to SBC Stop Mode. The bit SYSERR = '0' indicates that the SWK function is enabled. The table shows the change of CAN Mode when switching from SBC Normal Mode to SBC Stop Mode.

Note: CAN Receive Only Mode in SBC Stop Mode is implemented to also enable pretended networking (Partial networking done in the microcontroller).



Table 14 CAN Modes change when switching from SBC Normal Mode to SBC Stop Mode

Programmed CAN Mode in SBC Normal Mode	CAN_x bits	SYSERR bit	CAN Mode in SBC Stop Mode	CAN_x bits
CAN off	000	0	CAN off	000
CAN WK Mode (no SWK)	001	0	CAN WK Mode (no SWK)	001
CAN Receive Only (no SWK)	010	0	CAN Receive Only (no SWK)	010
CAN Normal Mode (no SWK)	011	0	CAN WK Mode (no SWK)	011
CAN off	100	0	CAN off	100
CAN SWK Mode	101	0	CAN SWK Mode	101
CAN SWK Mode	101	1	CAN WK Mode (no SWK)	101
CAN Receive Only with SWK	110	0	CAN Receive Only with SWK	110
CAN Receive Only with SWK	110	1	CAN Receive Only (no SWK)	110
CAN Normal Mode with SWK	111	0	CAN Normal Mode with SWK	111
CAN Normal Mode with SWK	111	1	CAN Normal Mode (no SWK)	111

Note: When SYSERR is set then WUF frames will not be detected, i.e. the selective wake function is not activated (no SWK), but the MSB of CAN mode is not changed in the register.

5.5.4.3 SBC Sleep Mode with SWK

In SBC Sleep Mode the CAN Transceiver can be switched into the following CAN Modes

- CAN off
- CAN WK Mode (without SWK)
- CAN SWK Mode

To enable "CAN SWK Mode" the CAN has to be switched to "CAN Normal Mode with SWK", "CAN Receive Only Mode with SWK" or to "CAN SWK Mode" in SBC Normal Mode before sending the device to SBC Sleep Mode. The table shows the change of CAN mode when switching from SBC Normal Mode to Sleep Mode.

A wake from Sleep Mode with Selective Wake (Valid WUF) leads to Restart Mode. In Restart Mode the CFG_VAL bit will be cleared by the SBC, the SYSERR bit is not set. In the register CAN_x the programmed CAN SWK Mode (101) can be read.

To enable the CAN SWK Mode again and to enter SBC Sleep Mode the following sequence can be used; Program a CAN Mode different from CAN SWK Mode (101, 110, 111), set the CFG_VAL, CLEAR SYSERR bit, Set CAN_x bits to CAN SWK Mode (101), switch SBC to Sleep Mode.

To enable the CAN WK Mode or CAN SWK Mode again after a wake on CAN a rearming is required for the CAN transceiver to be wake capable again. The rearming is done by programming the CAN into a different mode with the CAN_x bit and back into the CAN WK Mode or CAN SWK Mode. To avoid lock-up when switching the SBC into Sleep Mode with an already woken CAN transceiver, the SBC does an automatic rearming of the CAN transceiver when switching into Sleep Mode. So after switching into Sleep Mode the CAN transceiver is either in CAN SWK Mode or CAN WK Mode depending on CAN_x setting and SYSERR bit (If CAN is switched to off Mode it is also off in Sleep Mode)



Table 15 CAN Modes change when switching to SBC Sleep Mode

Programmed CAN Mode in SBC Normal Mode	CAN_x bits	SYSERR bit	CAN Mode in SBC Sleep Mode	CAN_x bits
CAN off	000	0	CAN off	000
CAN WK Mode (no SWK)	001	0	CAN WK Mode (no SWK)	001
CAN Receive Only (no SWK)	010	0	CAN WK Mode (no SWK)	001
CAN Normal Mode (no SWK)	011	0	CAN WK Mode (no SWK)	001
CAN off	100	0	CAN off	100
CAN SWK Mode	101	0	CAN SWK Mode	101
CAN SWK Mode	101	1	CAN WK Mode (no SWK)	101
CAN Receive Only with SWK	110	0	CAN SWK Mode	101
CAN Receive Only with SWK	110	1	CAN WK Mode (no SWK)	101
CAN Normal Mode with SWK	111	0	CAN SWK Mode	101
CAN Normal Mode with SWK	111	1	CAN WK Mode (no SWK)	101

5.5.4.4 SBC Restart Mode with SWK

If SBC Restart Mode is entered the transceiver can change the CAN mode. During Restart or after Restart the following modes are possible

- · CAN off
- CAN WK Mode (either still wake cable or already woken up)
- CAN SWK Mode (WUF Wake from Sleep)

Table 16 CAN Modes change in case of Restart out of SBC Normal Mode

Programmed CAN Mode in SBC Normal Mode	CAN_x bits	SYSERR bit	CAN Mode in and after SBC Restart Mode	CAN_x bits	SYSERR bit
CAN off	000	0	CAN off	000	0
CAN WK Mode (no SWK)	001	0	CAN WK Mode (no SWK)	001	0
CAN Receive Only (no SWK)	010	0	CAN WK Mode (no SWK)	001	0
CAN Normal Mode (no SWK)	011	0	CAN WK Mode (no SWK)	001	0
CAN off	100	0	CAN off	100	0
CAN SWK Mode	101	0	CAN WK Mode (no SWK)	101	1
CAN SWK Mode	101	1	CAN WK Mode (no SWK)	101	1
CAN Receive Only with SWK	110	0	CAN WK Mode (no SWK)	101	1
CAN Receive Only with SWK	110	1	CAN WK Mode (no SWK)	101	1
CAN Normal Mode with SWK	111	0	CAN WK Mode (no SWK)	101	1
CAN Normal Mode with SWK	111	1	CAN WK Mode (no SWK)	101	1



The various reasons for entering SBC Restart Mode and the respective status flag settings are shown in **Table 17**.

Table 17 CAN Modes change in case of Restart out of SBC Sleep Mode

CAN Mode in SBC Sleep Mode	CAN Mode in and after SBC Restart Mode	CAN_ x	SYS ERR	CAN_ WU	WUP	WUF	ECNT_ x	Reason for Restart
CAN off	CAN off	000	0	0	0	0	0	Wake on other wake source
CAN WK Mode	CAN woken up	001	0	1	1	0	0	Wake (WUP) on CAN
CAN WK Mode	CAN WK Mode	001	0	0	0	0	0	Wake on other wake source
CAN SWK Mode	CAN woken up	101	0	1	0/11)	1	х	Wake (WUF) on CAN
CAN SWK Mode,	CAN woken up	101	1	1	0/1 ²⁾	0	100000	Wake due to error counter overflow
CAN SWK selected, CAN WK active	CAN woken up.	101	1	1	1	0	0	Wake (WUP) on CAN, config check was not pass
CAN SWK Mode	CAN WK Mode	101	1	0	0/1	0	х	Wake on other wake source

¹⁾ In case there is a WUF detection within **t**_{SILENCE} then the WUP bit will not be set. Otherwise it will always be set together with the WUF bit.

5.5.4.5 SBC Fail-Safe Mode with SWK

When SBC Fail-Safe Mode is entered the CAN transceiver is automatically set into WK Mode (wake capable) without the selective wake function.

5.5.5 Wake-up

A wake-up via CAN leads to a restart out of SBC Sleep Mode and to an interrupt in SBC Normal Mode, and in SBC Stop Mode. After the wake event the bit CAN_WU is set, and the details about the wake can be read out of the bits WUP, WUF, SYSERR, and ECNT.

5.5.6 Configuration for SWK

The CAN protocol handler settings can be configured in following registers:

- **SWK_BTLO_CTRL** defines the number of time quanta in a bit time. This number depends also on the internal clock settings performed in the register **SWK_CDR_CTRL2**;
- **SWK_BTL1_CTRL** defines the sampling point position;
- The respective receiver during frame detection mode can be selected via the bit RX_WK_ SEL;

²⁾ In some cases the WUP bit might stay cleared even after **t**_{SILENCE}, e.g. when the error counter expires without detecting a wake-up pattern.

Light CAN SBC Family TLE9461-3ES



The clock and data recovery (see also Chapter 5.5.8) can be configured in the registers SWK_CDR_CTRL1,
 SWK_CDR_CTRL2, SWK_CDR_LIMIT_HIGH_CTRL and SWK_CDR_LIMIT_LOW_CTRL;

The actual configuration for selective wake is done via the Selective Wake Control Registers SWK_IDx_CTRL, SWK_DATAx_CTRL.

The oscillator has the option to be trimmed by the microcontroller. To measure the oscillator, the SPI bit OSC_CAL needs to be set to 1 and a defined pulse needs to be given to the TXDCAN pin by the microcontroller (e.g. $1\mu s$ pulse, CAN needs to be switched off before). The SBC measures the length of the pulse by counting the time with the integrated oscillator. The counter value can be read out of the register SWK_OSC_CAL_H_STATE and SWK_OSC_CAL_L_STATE. To change the oscillator the trimming function needs to be enabled by setting the bits TRIM_EN_x = 11 (and OSC_CAL = 1). The oscillator can then be adjusted by writing into the registers SWK_OSC_TRIM_CTRL and SWK_OPT_CTRL. To finish the trimming, the bits TRIM_EN_x need to be set back to "00".



5.5.7 CAN Flexible Data Rate (CAN FD) Tolerant Mode

The CAN FD tolerant mode can be activated by setting the bit CAN_FD_ EN = '1' in the register SWK_CAN_FD_CTRL.

With this mode the internal CAN frame decoding will be stopped for CAN FD frame formats:

- The high baudrate part of a CAN FD frame will be ignored,
- No Error Handling (Bit Stuffing, CRC checking, Form Errors) will be applied to remaining CAN frame fields (Data Field, CRC Field, ...),
- No wake up is done on CAN FD frames.

The internal CAN frame decoder will be ready for new CAN frame reception when the End of frame (EOF) of a CAN FD frame is detected. The identification for a CAN FD frame is based on the EDL Bit, which is sent in the Control Field of a CAN FD frame:

- EDL Bit = 1 identifies the current frame as an CAN FD frame and will stop further decoding on it.
- EDL Bit = 0 identifies the current frame as CAN 2.0 frame and processing of the frame will be continued

In this way it is possible to send mixed CAN frame formats without affecting the selective wake functionality by error counter increment and subsequent misleading wake up. In addition to the CAN_FD_EN bit also a filter setting must be provided for the CAN FD tolerant mode. This filter setting defines the minimum dominant time for a CAN FD dominant bit which will be considered as a dominant bit from the CAN FD frame decoder. This value must be aligned with the selected high baudrate of the data field in the CAN network.

To support programming via CAN during CAN FD mode a dedicated SPI bit **DIS_ERR_ CNT** is available to avoid an overflow of the implemented error counter (see also **Chapter 5.5.2.4**).

The behavior of the error counter depends on the setting of the bits **DIS_ERR_ CNT** and **CAN_FD_ EN** and is show in below table:

Table 18 Error Counter Behavior

DIS_ERR_ CNT setting	CAN_FD_ EN setting	Error Counter Behavior
0	0	Error Counter counts up when a CAN FD frame or an incorrect/corrupted CAN frame is received; counts down when a CAN frame is received properly (as specified in ISO 11898-6)
	0	Error Counter counts up when a CAN FD frame or an incorrect/corrupted CAN frame is received; counts down when a CAN frame is received properly (as specified in ISO 11898-6)
0	1	Error Counter counts down when correct CAN (incl. CAN FD) frame is received
1	1	Error Counter is and stays cleared to avoid an overflow during programming via CAN

The **DIS_ERR_ CNT** bit is automatically cleared at Tsilence (**t**_{SILENCE}) expiration.



5.5.8 Clock and Data Recovery

In order to compensate possible deviations on the CAN oscillator frequency caused by assembly and lifetime effects, the device features an integrated clock and data recovery (CDR).

It is recommended to always enable the CDR feature during SWK operation.

5.5.8.1 Configuring the Clock Data Recovery for SWK

The Clock and Data Recovery can be optionally enabled or disabled with the **CDR_EN** bit in the **SWK_CDR_CTRL1** SPI register. In case the feature is enabled, the CAN bit stream will be measured and the internal clock used for the CAN frame decoding will be updated accordingly.

Before the Clock and Data Recovery can be used it must be configured properly related to the used baud rate and filtering characteristics (see **Chapter 5.5.8.2**).

It is strongly recommended not to enable/disable the Clock Recovery during a active CAN Communication.

To ensure this, it is recommended to enable/disable it during CAN off (BUS_CTRL_0; CAN[2:0] = 000).




Figure 19 Clock and Data Recovery Block Diagram



5.5.8.2 Setup of Clock and Data Recovery

It is strongly recommended to enable the clock and data recovery feature only when the setup of the clock and data recovery is finished.

The following sequence should be followed for enabling the clock and data recovery feature:

- Step 1: Switch CAN to off and CDR_EN to off Write SPI Register BUS_CTRL_0 (CAN[2:0] = 000).
- Step 2: Configure CDR Input clock frequency
 Write SPI Register SWK_CDR_CTRL2 (SEL_OSC_CLK[1:0]).
- Step 3: Configure Bit timing Logic
 Write SPI Register SWK_BTLO_CTRL and adjust SWK_CDR_LIMIT_HIGH_CTRL and
 SWK_CDR_LIMIT_LOW_CTRL according to Table 34.
- Step 4: Enable Clock and Data Recovery
 Choose filter settings for Clock and Data recovery. Write SPI Register SWK_CDR_CTRL1 with CDR_EN = 1

Additional hints for the CDR configuration and operation:

- Even if the CDR is disabled, when the baud rate is changed, the settings of SEL_OSC_CLK in the register
 SWK_CDR_CTRL1 and SWK_BTL0_CTRL have to be updated accordingly,
- The SWK_CDR_LIMIT_HIGH_CTRL and SWK_CDR_LIMIT_LOW_CTRL registers have to be also updated
 when the baud rate or clock frequency is changed (the CDR is discarding all the acquisitions and looses all
 acquired information, if the limits are reached the SWK_BTLO_CTRL value is reloaded as starting point
 for the next acquisitions)
- When updating the CDR registers, it is recommended to disable the CDR and to enable it again only after the new settings are updated,
- The **SWK_BTL1_CTRL** register represents the sampling point position. It is recommended to be used at default value: 11 0011 (~80%)



5.5.9 Electrical Characteristics

Table 19 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°; 4.75 V < VCAN < 5.25 V; $R_{\rm L}$ = 60 Ω ; CAN Normal Mode; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

,									
Parameter	Symbol	Values			Unit	Note or	Number		
		Min.	Тур.	Max.		Test Condition			
CAN Partial Network Timir	ng	*				131			
Timeout for bus inactivity	t _{SILENCE}	0.6	-	1.2	S	1)	P_5.13.1		
Bias reaction time	t_{bias}	-		200	μs	¹⁾ Load $R_L = 60 \Omega$, $C_L = 100 \text{ pF}$, $C_{GND} = 100 \text{ p}$	P_5.13.2		
Wake-up reaction time (WUP or WUF)	t _{WU_WUP/WUF}	4	-	100	μs	1)2)3) Wake-up reaction time after a valid WUP or WUF;	P_5.13.3		
Min. Bit Time	t _{Bit_min}	1	-	-	μs	1)4)	P_5.13.4		

- 1) Not subject to production test, tolerance defined by internal oscillator tolerance
- 2) Wake-up is signalized via INTN pin activation in SBC Stop Mode and via VCC1 ramping up with wake from SBC Sleep Mode;
- 3) For WUP: time starts with end of last dominant phase of WUP; for WUF: time starts with end of CRC delimiter of the WUF
- 4) The minimum bit time corresponds to a maximum bit rate of 1 Mbit/s. The lower end of the bit rate depends on the protocol IC or the permanent dominant detection circuitry preventing a permanently dominant clamped bus.



Voltage Regulator 1

6 Voltage Regulator 1

6.1 Block Description




Figure 20 Module Block Diagram

Functional Features

- 5V low-drop voltage regulator
- Undervoltage monitoring with adjustable reset level, VCC1 prewarning and VCC1 short circuit detection (V_{RT1/2/3/4}, V_{PW,f}). Please refer to Chapter 12.5 and Chapter 12.6 for more information.
- Short circuit detection and switch off with undervoltage fail threshold, device enters SBC Fail-Safe Mode
- \geq 1uF ceramic capacitor at voltage output for stability, with ESR < 1 Ω @ f = 10 kHz, to achieve the voltage regulator control loop stability based on the safe phase margin (bode diagram).
- Output current capability up to I_{VCC1.lim}.



Voltage Regulator 1

6.2 Functional Description

The Voltage Regulator 1 (=VCC1) is on in SBC Normal, Stop and Restart Mode and is disabled in SBC Sleep and in SBC Fail-Safe Mode. VCC1 is the voltage regulator output. VIO is the regulation feedback, supervision input and the supply for the digital in- and outputs. Therefore, the pins VCC1 and VIO must always be connected. The regulator can provide an output current up to I_{VCC1,lim}.

For low-quiescent current reasons, the output voltage tolerance is decreased in SBC Stop Mode because a less accurate low-power mode regulator will be active for small loads. If the load current on VCC1 exceeds the selected threshold ($I_{VCC1,lpeak1,r}$ or $I_{VCC1,lpeak2,r}$) then the high-power mode regulator will be also activated to support an optimum dynamic load behavior. The current consumption will then increase by typ. 2.9mA. If the load current on VCC1 falls below the selected threshold ($I_{VCC1,lpeak1,f}$ or $I_{VCC1,lpeak2,f}$), then the low-quiescent current mode is resumed again by disabling the high-power mode regulator.

Both regulators (low-power mode and high-power mode) are active in SBC Normal Mode.

Two different active peak thresholds can be selected via SPI:

- I_PEAK_TH = '0' (default): the lower VCC1 active peak threshold 1 is selected with lowest quiescent current consumption in SBC Stop Mode (I_{Stop_1,25}, I_{Stop_1,85});
- I_PEAK_TH = '1': the higher VCC1 active peak threshold 2 is selected with an increased quiescent current consumption in SBC Stop Mode (I_{Stop 2,25}, I_{Stop 2,85});



Voltage Regulator 1

6.3 Electrical Characteristics

Table 20 Electrical Characteristics

 V_S = 5.5 V to 28 V; T_j = -40°C to +150°; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Output Voltage including line and Load regulation	V _{CC1,out1}	4.9	5.0	5.1	V	¹⁾ SBC Normal Mode; 10μA < I _{VCC1} < 250mA	P_7.3.1
Output Voltage including line and Load regulation	V _{CC1,out3}	4.97	-	5.07	V	$^{1)2)}$ SBC Normal Mode; 20mA < I_{VCC1} < 80mA 8V < V_{S} < 18V 25°C < T_{j} < 125°C	P_7.3.2
Output Voltage including line and Load regulation	V _{CC1,out4}	4.9	5.05	5.2	V	SBC Stop Mode; 10µA < I _{VCC1} < I _{VCC1,Ipeak}	P_7.3.3
Output Drop	V _{CC1,d1}	X	-	500	mV	$V_{\rm S} = 3V$	P_7.3.7
Output Drop	V _{CC1,d2}		-	500	mV	$I_{VCC1} = 250 \text{mA}$ $V_S = 5 \text{V}$	P_7.3.8
VCC1 Active Peak Threshold 1 (Transition threshold between low-power and high- power mode regulator)	I _{VCC1,lpeak1,r}		1.9	3.5	mA	²⁾ I _{CC1} rising; V _S = 13.5V; I_PEAK_TH = '0'	P_7.3.9
VCC1 Active Peak Threshold 1 (Transition threshold between high-power and low- power mode regulator)	I _{VCC1,lpeak1,f}	0.6	1.3	_	mA	²⁾ I _{CC1} falling; V _S = 13.5V; I_PEAK_TH = '0'	P_7.3.10
VCC1 Active Peak Threshold 2 (Transition threshold between low-power and high- power mode regulator)	I _{VCC1,lpeak2,r}	-	4.5	7.0	mA	²⁾ I _{CC1} rising; V _S = 13.5V; I_PEAK_TH = '1'	P_7.3.11
VCC1 Active Peak Threshold 2 (Transition threshold between high-power and low- power mode regulator)	I _{VCC1,lpeak2,f}	2.5	3.7	-	mA	²⁾ I _{CC1} falling; V _S = 13.5V; I_PEAK_TH = '1'	P_7.3.12
Overcurrent Limitation	I _{VCC1,lim}	250	_	750 ²⁾	mA	current flowing out of pin, $V_{CC1} = 0V$,	P_7.3.13

¹⁾ In SBC Stop Mode, the specified output voltage tolerance applies when I_{VCC1} has exceeded the selected active peak threshold (I_{VCC1,lpeak1,r} or I_{VCC1,lpeak2,r}) but with increased current consumption.

²⁾ Not subject to production test, specified by design.






Figure 21 Typical on-resistance of VCC1 pass device during low drop operation for $I_{CC1} = 100 \text{mA}$






Figure 22 On-resistance range of VCC1 pass device during low drop operation for $I_{CC1} = 150 \text{mA}$



7 Voltage Regulator 2

7.1 Block Description




Figure 23 Module Block Diagram

Functional Features

- 5 V low-drop voltage regulator
- Protected against short to battery voltage, e.g. for off-board sensor supply
- Can also be used for CAN supply
- VCC2 undervoltage monitoring. Please refer to Chapter 12.7 for more information
- Can be active in SBC Normal, SBC Stop, and SBC Sleep Mode (not SBC Fail-Safe Mode)
- VCC2 switch off after entering SBC Restart Mode. Switch off is latched, LDO must be enabled via SPI after shutdown.
- Overtemperature protection
- \geq 470nF ceramic capacitor at output voltage for stability, with ESR < 1Ω @ f = 10 kHz, to achieve the voltage regulator control loop stability based on the safe phase margin (bode diagram).
- Output current capability up to I_{VCC2.lim}.



7.2 Functional Description

In SBC Normal Mode VCC2 can be switched on or off via SPI.

For SBC Stop- or Sleep Mode, the VCC2 has to be switched on or off in SBC Normal Mode before entering the respective SBC mode. The regulator is automatically switched off in SBC Restart Mode

The regulator can provide an output current up to I_{VCC2.lim}.

For low-quiescent current reasons, the output voltage tolerance is decreased in SBC Stop Mode because a low-power mode regulator with a lower accuracy ($V_{CC2,out5}$) will be active for small loads. If the load current on VCC2 exceeds $IVCC2 > I_{VCC2,lpeak,r}$ then the high-power mode regulator will also be enabled to support an optimum dynamic load behavior. The current consumption will then increase by typ. 2.9mA.

If the load current on VCC2 falls below the threshold ($IVCC2 < I_{VCC2,Ipeak,f}$), then the low-quiescent current mode is resumed again by disabling the high-power mode regulator.

Both regulators are active in SBC Normal Mode.

Note: If the VCC2 output voltage is supplying external off-board loads, the application must consider the series resonance circuit built by cable inductance and decoupling capacitor at the load. Sufficient damping must be provided.

7.2.1 Short to Battery Protection

The output stage is protected for short to VBAT. No inverse current will flow if the voltage on VCC2 is higher than the nominal output voltage.



7.3 Electrical Characteristics

Table 21 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Output Voltage including line and Load regulation (SBC Normal Mode)	V _{CC2,out1}	4.9	5.0	5.1	V	$^{1)}$ SBC Normal Mode; $10\mu A < I_{VCC2} < 100mA$ $6.5V < V_S < 28V$	P_8.3.1
Output Voltage including line and Load regulation (SBC Normal Mode)	V _{CC2,out3}	4.9	5.0	5.1	V	¹⁾ SBC Normal Mode; 10μA < I _{VCC2} < 40mA	P_8.3.2
Output Voltage including line and Load regulation (SBC Normal Mode)	V _{CC2,out4}	4.97	-	5.07	V	$^{2)}$ SBC Normal Mode; $10\mu A < I_{VCC2} < 5mA$ $8V < V_S < 18V$ $25^{\circ}C < T_j < 125^{\circ}C$	P_8.3.3
Output Voltage including line and Load regulation (SBC Stop/Sleep Mode)	V _{CC2,out5}	4.9	5.05	5.2	V	Stop, Sleep Mode; 10μA < I _{VCC2} < I _{VCC2,lpeak}	P_8.3.4
Output Drop	V _{CC2,d1}	-	-	500	mV	$I_{VCC2} = 30 \text{mA}$ $V_S = 5 \text{V}$	P_8.3.5
VCC2 Active Peak Threshold (Transition threshold between low-power and high- power mode regulator)	I _{VCC2,lpeak,r}	-	1.9	3.5	mA	$V_{\rm S} = 13.5V;$	P_8.3.6
VCC2 Active Peak Threshold (Transition threshold between high-power and low- power mode regulator)	I _{VCC2,lpeak,f}	0.6	1.3	-	mA	$V_{\rm S} = 13.5$ V;	P_8.3.7
Overcurrent limitation	I _{VCC2,lim}	100	_	700 ²⁾	mA	current flowing out of pin, $V_{CC2} = 0V$	P_8.3.8

¹⁾ In SBC Stop Mode, the specified output voltage tolerance applies when I_{VCC2} has exceeded the selected active peak threshold (I_{VCC2,Ipeak,r}) but with increased current consumption.

²⁾ Not subject to production test, specified by design.






Figure 24 Typical on-resistance of VCC2 pass device during low drop operation for $I_{CC2} = 30 \text{ mA}$






Figure 25 On-resistance range of VCC2 pass device during low drop operation for $I_{CC2} = 50 \text{mA}$



8.1 Block Description




Figure 26 Functional Block Diagram

8.2 Functional Description

The Controller Area Network (CAN) transceiver part of the SBC provides High-Speed (HS) differential mode data transmission (up to 2Mbaud) and reception in automotive and industrial applications. It works as an interface between the CAN protocol controller and the physical bus lines compatible to ISO/DIS 11898-2 and 11898-5 as well as SAE J2284.

The CAN transceiver offers low power modes to reduce current consumption. This supports networks with partially powered down nodes. To support software diagnostic functions, a CAN Receive-only Mode is implemented.

It is designed to provide excellent passive behavior when the transceiver is switched off (mixed networks, clamp15/30 applications).

A wake-up from the CAN Wake capable Mode is possible via a message on the bus. Thus, the microcontroller can be powered down or idled and will be woken up by the CAN bus activities.



The CAN transceiver is designed to withstand the severe conditions of automotive applications and to support 12V applications.

The transceiver can also be configured to wake capable in order to save current and to ensure a safe transition from Normal to Sleep Mode (to avoid losing messages).

Figure 27 shows the possible transceiver mode transition when changing the SBC mode.




Figure 27 CAN Mode Control Diagram

CAN FD Support

CAN FD stands for 'CAN with Flexible Data Rate'. It is based on the well established CAN protocol as specified in ISO 11898-1. CAN FD still uses the CAN bus arbitration method. The benefit is that the bit rate can be increased by switching to a shorter bit time at the end of the arbitration process and then to return to the longer bit time at the CRC delimiter, before the receivers transmit their acknowledge bits. See also **Figure 28**. In addition, the effective data rate is increased by allowing longer data fields. CAN FD allows the transmission of up to 64 data bytes compared to the 8 data bytes from the standard CAN.






Figure 28 Bite Rate Increase with CAN FD vs. Standard CAN

Not only the physical layer must support CAN FD but also the CAN controller. In case the CAN controller is not able to support CAN FD then the respective CAN node must at least tolerate CAN FD communication. This CAN FD tolerant mode is realized in the physical layer.

8.2.1 CAN OFF Mode

The CAN OFF Mode is the default mode after power-up of the SBC. It is available in all SBC Modes and is intended to completely stop CAN activities or when CAN communication is not needed. In CAN OFF Mode, a wake-up event on the bus will be ignored.

8.2.2 CAN Normal Mode

The CAN Transceiver is enabled via SPI. CAN Normal Mode is designed for normal data transmission/reception within the HS CAN network. The Mode is available in SBC Normal Mode.

Transmission:

The signal from the microcontroller is applied to the TXDCAN input of the SBC. The bus driver switches the CANH/L output stages to transfer this input signal to the CAN bus lines.

Enabling sequence:

The CAN transceiver requires an enabling time $t_{CAN,EN}$ before a message can be sent on the bus. This means that the TXDCAN signal can only be pulled low after the enabling time. If this is not ensured, then the TXDCAN needs to be set back to high (=recessive) until the enabling time is completed. Only the next dominant bit will be transmitted on the bus. Figure 29 shows different scenarios and explanations for CAN enabling.

CONFIDENTIAL

High Speed CAN Transceiver




Figure 29 CAN Transceiver Enabling Sequence

Reduced Electromagnetic Emission:

To reduce electromagnetic emissions (EME), the bus driver controls CANH/L slopes symmetrically.

Reception:

Analog CAN bus signals are converted into digital signals at RXDCAN via the differential input receiver.

8.2.3 CAN Receive Only Mode

In CAN Receive Only Mode (RX only), the driver stage is de-activated but reception is still operational. This mode is accessible by an SPI command in SBC Normal Mode and in SBC Stop Mode.

Note: The transceiver is still properly working in Receive Only mode even if VCAN is not available because of an independent receiver supply.

8.2.4 CAN Wake Capable Mode

This mode can be used in SBC Stop, Sleep, Restart and Normal Mode by programming via SPI and it is used to monitor bus activities. It is automatically accessed in SBC Fail-Safe Mode. A wake-up signal on the bus results in a change of behavior of the SBC, as described in **Table 22**. As a signalization to the microcontroller, the RXDCAN pin is set low and will stay low until the CAN transceiver is changed to any other mode. After a wake-up event, the transceiver can be switched to CAN Normal Mode via SPI for bus communication.

As shown in **Figure 30**, a wake-up pattern is signaled on the bus by two consecutive dominant bus levels for at least $\mathbf{t}_{\text{Wake1}}$ (filter time $t > \mathbf{t}_{\text{Wake1}}$), each separated by a recessive bus level of less than $\mathbf{t}_{\text{Wake1}}$.

CONFIDENTIAL

High Speed CAN Transceiver




Figure 30 CAN Wake-up Pattern Detection according to the Definition in ISO 11898-5

Rearming the Transceiver for Wake Capability:

After a BUS wake-up event, the transceiver is woken. However, the **CAN** transceiver mode bits will still show wake capable (='01') so that the RXDCAN signal will be pulled low. There are two possibilities how the CAN transceiver's wake capable mode is enabled again after a wake-up event:

- The CAN transceiver mode must be toggled, i.e. switched from Wake Capable Mode to CAN Normal Mode,
 CAN Receive Only Mode or CAN Off, before switching to CAN Wake Capable Mode again.
- Rearming is done automatically when the SBC is changed to SBC Stop, SBC Sleep, or SBC Fail-Safe Mode to ensure wake-up capability.

Wake-Up in SBC Stop and Normal Mode:

In SBC Stop Mode, if a wake-up is detected, it is always signaled by the INTN output and in the **WK_STAT_0** SPI register. It is also signaled by RXDCAN pulled to low. The same applies for the SBC Normal Mode. The microcontroller should set the device from SBC Stop Mode to SBC Normal Mode, there is no automatic transition to Normal Mode.

For functional safety reasons, the watchdog will be automatically enabled in SBC Stop Mode after a Bus wakeup event in case it was disabled before (if bit **WD_EN_WK_BUS** was configured to high before).

Wake-Up in SBC Sleep Mode:

Wake-up is possible via a CAN message. The wake-up automatically transfers the SBC into the SBC Restart Mode and from there to Normal Mode the corresponding RXDCAN pin is set to low. The microcontroller is able



to detect the low signal on RXDCAN and to read the wake source out of the **WK_STAT_0** register via SPI. No interrupt is generated when coming out of Sleep Mode. The microcontroller can now for example switch the CAN transceiver into CAN Normal Mode via SPI to start communication.

Table 22 Action due to CAN Bus Wake-Up

SBC Mode	SBC Mode after Wake	VCC1	INTN	RXDCAN
Normal Mode	Normal Mode	On	Low	Low
Stop Mode	Stop Mode	On	Low	Low
Sleep Mode	Restart Mode	Ramping Up	High	Low
Restart Mode	Restart Mode	On	High	Low
Fail-Safe Mode	Restart Mode	Ramping Up	High	Low

8.2.5 CAN Bus termination

In accordance with the CAN configuration, four types of bus terminations are allow:

- CAN normal mode: VCAN/2 termination;
- <u>CAN Receive only mode</u>: VCAN/2 termination in case that VCAN is nominal supply; when VCAN UV is detected, the termination is 2.5V;
- CAN Wake capable: GND termination: after wake-up, the termination is 2.5V;
- CAN OFF: no termination necessary (bus floating).

When entering CAN wake capable mode the termination is only connected to GND after the t_silence time has expired.

8.2.6 TXD Time-out Feature

If the TXDCAN signal is dominant for a time $t > t_{TXDCAN_TO}$, in CAN Normal Mode, the TXDCAN time-out function deactivates the transmission of the signal at the bus setting the TXDCAN pin to recessive. This is implemented to prevent the bus from being blocked permanently due to an error. The transmitter is disabled and thus switched to recessive state. The CAN SPI control bits (CAN on BUS_CTRL_0) remain unchanged and the failure is stored in the SPI flag CAN_FAIL. The CAN transmitter stage is activated again after the dominant time-out condition is removed and the transceiver is automatically switched back to CAN Normal Mode.

8.2.7 Bus Dominant Clamping

If the HS CAN bus signal is dominant for a time $t > \mathbf{t_{BUS_CAN_TO}}$, in CAN Normal and Receive Only Mode a bus dominant clamping is detected and the SPI bit **CAN_FAIL** is set. The transceiver configuration stays unchanged. In order to avoid that a bus dominant clamping is detected due to a TXD time-out the bus dominant clamping filter time $\mathbf{t_{BUS_CAN_TO}} > \mathbf{t_{TXDCAN_TO}}$.

8.2.8 Undervoltage Detection

The voltage at the CAN supply pin is monitored in CAN Normal and Receive Only Mode. In case of VCAN undervoltage a signalization via SPI bit **VCAN_UV** is triggered and the TLE9461-3ES disables the transmitter stage. If the CAN supply reaches a higher level than the undervoltage detection threshold (VCAN > **VCAN_UV**), the transceiver is automatically switched back to CAN Normal Mode.



8.3 Electrical Characteristics

Table 23 Electrical Characteristics

Parameter	Symbol		Values	5	Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition		
CAN Bus Receiver								
Differential Receiver Threshold Voltage, recessive to dominant edge	$V_{\rm diff,rd_N}$	-	0.80	0.90	V	$V_{\rm diff} = V_{\rm CANH} - V_{\rm CANL};$ -12V $\leq V_{\rm CM}({\rm CAN}) \leq$ 12V; CAN Normal Mode	P_9.3.2	
Differential Receiver Threshold Voltage, dominant to recessive edge	$V_{\mathrm{diff,dr}_{N}}$	0.50	0.60	-	V	$V_{\rm diff} = V_{\rm CANH} - V_{\rm CANL};$ -12V $\leq V_{\rm CM}({\rm CAN}) \leq$ 12V; CAN Normal Mode	P_9.3.3	
Common Mode Range	CMR	-12	-	12	V	1)	P_9.3.4	
CANH, CANL Input Resistance	Ri	20	40	50	kΩ	CAN Normal / Wake Capable Mode; Recessive state	P_9.3.5	
Differential Input Resistance	R _{diff}	40	80	100	kΩ	CAN Normal / Wake Capable Mode; Recessive state	P_9.3.6	
Input Resistance Deviation between CANH and CANL	DRi	-3		3	%	¹⁾ Recessive state	P_9.3.7	
Input Capacitance CANH, CANL versus GND	C _{in}		20	40	pF	$^{1)}V_{\text{TXDCAN}} = 5V$	P_9.3.8	
Differential Input Capacitance	C _{diff}	-	10	20	pF	$^{1)}V_{\text{TXDCAN}} = 5V$	P_9.3.9	
Wake-up Receiver Threshold Voltage, recessive to dominant edge	V _{diff, rd_W}	_	0.8	1.15	V	-12V ≤ V _{CM} (CAN) ≤ 12V; CAN Wake Capable Mode	P_9.3.10	
Wake-up Receiver Threshold Voltage, dominant to recessive edge	V _{diff, dr_W}	0.4	0.7	-	V	-12V ≤ V _{CM} (CAN) ≤ 12V; CAN Wake Capable Mode	P_9.3.11	
CAN Bus Transmitter								
CANH/CANL Recessive Output Voltage (CAN Normal Mode)	V _{CANL/H_NM}	2.0	-	3.0	V	CAN Normal Mode $V_{\text{TXDCAN}} = V_{\text{cc1}};$ no load	P_9.3.12	



High Speed CAN Transceiver

Table 23 Electrical Characteristics (cont'd)

Parameter	Symbol		Value	S	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
CANH/CANL Recessive Output Voltage (CAN Wake Capable Mode)	V _{CANL/H_LP}	-0.1	-	0.1	V	CAN Wake Capable Mode; $V_{\text{TXDCAN}} = V_{\text{cc1}}$; no load	P_9.3.13
CANH, CANL Recessive Output Voltage Difference $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}}$ (CAN Normal Mode)	$V_{ m diff_r_N}$	-500	-	50	mV	CAN Normal Mode; $V_{\text{TXDCAN}} = V_{\text{cc1}};$ no load	P_9.3.14
CANH, CANL Recessive Output Voltage Difference $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}}$ (CAN Wake Capable Mode)	$V_{\mathrm{diff_r_W}}$	-500		50	mV	CAN Wake Capable Mode; $V_{\text{TXDCAN}} = V_{\text{cc1}}$; no load	P_9.3.15
CANL Dominant Output Voltage	V _{CANL}	0.5	-	2.25	V	CAN Normal Mode; $V_{\text{TXDCAN}} = 0V$; $V_{\text{CAN}} = 5V$; $50\Omega \le R_{\text{L}} \le 65\Omega$	P_9.3.16
CANH Dominant Output Voltage	V _{CANH}	2.75		4.5	V	CAN Normal Mode; $V_{\text{TXDCAN}} = 0V$; $V_{\text{CAN}} = 5V$; $50\Omega \le R_{\text{L}} \le 65\Omega$	P_9.3.17
CANH, CANL Dominant Output Voltage Difference $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}}$	$V_{ m diff_d_N}$	1.5		3.0	V	CAN Normal Mode; $V_{\text{TXDCAN}} = 0V$; $V_{\text{CAN}} = 5V$; $50\Omega \le R_{\text{L}} \le 65\Omega$	P_9.3.18
Driver Symmetry $V_{\text{SYM}} = V_{\text{CANH}} + V_{\text{CANL}}$	V _{SYM}	4.5	-	5.5	V	²⁾ CAN Normal Mode; $V_{\text{TXDCAN}} = 0\text{V} / 5\text{V};$ $V_{\text{CAN}} = 5\text{V};$ $C_{\text{SPLIT}} = 4.7\text{nF};$ $50\Omega \le R_{\text{L}} \le 60\Omega;$	P_9.3.19
CANH Short Circuit Current (New ISO requirement)	I _{CANHsc}	-100	-80	-50	mA	CAN Normal Mode; V _{CANHshort} = 0 V	P_9.3.20
CANL Short Circuit Current (New ISO requirement)	I _{CANLSC}	50	80	100	mA	CAN Normal Mode; V _{CANLshort} = 18 V;	P_9.3.21



High Speed CAN Transceiver

Table 23 Electrical Characteristics (cont'd)

Parameter	Symbol		Values	;	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Leakage Current	I _{CANH,lk} I _{CANL,lk}	-	5	7.5	μΑ	$V_{\rm S} = V_{\rm CAN} = 0V;$ $0V \le V_{\rm CANH,L} \le 5V;$ $^{3)}R_{\rm test} = 0 / 47k\Omega$	P_9.3.22
Receiver Output RXDCAN							
High level Output Voltage	$V_{\rm RXDCAN,H}$	0.8 × V _{CC1}	-	-	V	CAN Normal Mode; I _{RXDCAN} = -2 mA	P_9.3.23
Low Level Output Voltage	$V_{\rm RXDCAN,L}$	_	-	0.2 × V _{cc1}	V	CAN Normal Mode; $I_{RXDCAN} = 2 \text{ mA}$	P_9.3.24
Transmission Input TXDCAI	N						
High Level Input Voltage Threshold	$V_{\text{TXDCAN,H}}$	-//	-	0.7 × (V _{cc1}	V	CAN Normal Mode; recessive state	P_9.3.25
Low Level Input Voltage Threshold	$V_{TXDCAN,L}$	0.3 × V _{cc1}	-	-	V	CAN Normal Mode; dominant state	P_9.3.26
TXDCAN Input Hysteresis	V _{TXDCAN,hys})	0.12 × V _{cc1}		mV		P_9.3.27
TXDCAN Pull-up Resistance	R _{TXDCAN}	20	40	80	kΩ	-	P_9.3.28
CAN Transceiver Enabling Time	t _{CAN,EN}	8	12	18	μs	4) CSN = high to first valid transmitted TXDCAN dominant	P_9.3.29
Dynamic CAN-Transceiver (Characteristi	cs					
Min. Dominant Time for Bus Wake-up (New ISO requirement)	t _{Wake1}	0.5	-	3.5 (1.8)	μs	-12V ≤ V _{CM} (CAN) ≤ 12V; CAN Wake capable Mode	P_9.3.30
Wake-up Time-out, Recessive Bus	t _{Wake2}	0.5	-	10	ms	⁴⁾ CAN Wake capable Mode	P_9.3.31
Loop delay (recessive to dominant)	$t_{LOOP,f}$	-	150	255	ns	²⁾ CAN Normal Mode; $C_L = 100 \text{pF};$ $R_L = 60 \Omega;$ $V_{CAN} = 5V;$ $C_{RXDCAN} = 15 \text{pF}$	P_9.3.32
Loop delay (dominant to recessive)	t _{LOOP,r}	_	150	255	ns	$^{2)}$ CAN Normal Mode; $C_L = 100 \text{pF};$ $R_L = 60 \Omega;$ $V_{CAN} = 5V;$ $C_{RXDCAN} = 15 \text{ pF}$	P_9.3.33

CONFIDENTIAL

High Speed CAN Transceiver

Table 23 Electrical Characteristics (cont'd)

Parameter	Symbol		Value	S	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Propagation Delay TXDCAN low to bus dominant	$t_{d(L),T}$	-	50	-	ns	CAN Normal Mode; $C_L = 100 \text{pF};$ $R_L = 60 \Omega;$ $V_{CAN} = 5 \text{V}$	P_9.3.34
Propagation Delay TXDCAN high to bus recessive	$t_{d(H),T}$	-	50	-	ns	CAN Normal Mode; $C_L = 100 \text{pF};$ $R_L = 60 \Omega;$ $V_{CAN} = 5 V$	P_9.3.35
Propagation Delay bus dominant to RXDCAN low	$t_{\sf d(L),R}$	4	100		ns	CAN Normal Mode; $C_L = 100 \text{pF};$ $R_L = 60 \Omega;$ $V_{CAN} = 5 V;$ $C_{RXDCAN} = 15 \text{ pF}$	P_9.3.36
Propagation Delay bus recessive to RXDCAN high	$t_{d(H),R}$	-	100		ns	CAN Normal Mode; $C_L = 100 \text{pF};$ $R_L = 60 \Omega;$ $V_{CAN} = 5V;$ $C_{RXDCAN} = 15 \text{pF}$	P_9.3.37
Received Recessive bit width	$t_{ m bit(RXD)}$	400		550	ns	CAN Normal Mode; $C_L = 100 \text{pF};$ $R_L = 60 \Omega;$ $V_{\text{CAN}} = 5 \text{V};$ $C_{\text{RXD}} = 15 \text{pF};$ $t_{\text{bit(TXD)}} = 500 \text{ns};$ Parameter definition in according to Figure 32.	P_9.3.38
TXDCAN Permanent Dominant Time-out	t _{TXDCAN_TO}	1.6	2.0	2.4	ms	⁴⁾ CAN Normal Mode	P_9.3.39
BUS Permanent Dominant Time-out	t _{BUS_CAN_TO}	2.0	2.5	3.0	ms	⁴⁾ CAN Normal Mode	P_9.3.40
Timeout for bus inactivity	$t_{\sf SILENCE}$	0.6	-	1.2	S	4)	P_9.3.40

¹⁾ Not subject to production test, specified by design.

²⁾ f_{TXDCAN} =250kHz rectangular signal, duty cycle = 50%.

³⁾ R_{tests} between (Vs /VCAN) and 0V (GND).

⁴⁾ Not subject to production test, tolerance defined by internal oscillator tolerance.






Figure 31 Timing Diagrams for Dynamic Characteristics




Figure 32 From ISO 11898-2: tloop, tbit(TXD), tbit(Bus), tbit(RXD) definitions

High-Voltage Wake and Voltage Monitoring Input



9 High-Voltage Wake and Voltage Monitoring Input

9.1 Block Description




Figure 33 Wake Input Block Diagram

Features

- High-Voltage input with a 3V (typ.) threshold voltage
- Alternate Measurement function for high-voltage sensing via pins WK/SENSE and FO/GPIO
- · Wake-up capability for power saving modes
- Edge sensitive wake feature low to high and high to low
- Pull-up and Pull-down current sources, configurable via SPI
- Selectable configuration for static sense or cyclic sense working with TIMER
- In SBC Normal and SBC Stop Mode the level of the WK pin can be read via SPI

High-Voltage Wake and Voltage Monitoring Input



9.2 High-Voltage Wake Function

9.2.1 Functional Description

The wake input pin is edge-sensitive inputs with a switching threshold of typically 3V. Both transitions, high to low and low to high, result in a signalization by the SBC. The signalization occurs either in triggering the interrupt in SBC Normal Mode and SBC Stop Mode or by a wake up of the device in SBC Sleep and SBC Fail-Safe Mode.

Two different wake detection modes can be selected via SPI:

- Static sense: WK inputs are always active
- Cyclic sense: WK inputs are only active for a certain time period (see Chapter 5.2.1)

A filter time of 16µs is implemented to avoid an unintentional wake-up due to transients or EMC disturbances in static sense configuration.

The filter time (t_{FWK1}) is triggered by a level change crossing the switching threshold and a wake signal is recognized if the input level will not cross again the threshold during the selected filter time.

Figure 34 shows a typical wake-up timing and filtering of transient pulses.




Figure 34 Wake-up Filter Timing for Static Sense

The wake-up capability for the WK pin can be enabled or disabled via SPI command in the WK_CTRL_1 register.

A wake event via the WK pin can always be read in the register WK_STAT_0 at the bit WK_WU.

The actual voltage level of the WK pin (low or high) can always be read in SBC Normal and SBC Stop-, and Init Mode in the register **WK_LVL_STAT**. During Cyclic Sense, the register show the sampled levels of the respective WK pin.



If FO/GPIO is configured as WK input in its alternative function (16µs static filter time), then the wake events will be signalled in the register **WK_STAT_1**.

9.2.2 Wake Input Configuration

To ensure a defined and stable voltage levels at the internal comparator input it is possible to configure integrated current sources via the SPI register **WK_PUPD_CTRL**. An example illustration for the automatic switching configuration is shown in **Figure 35**.

Table 24 Pull-Up / Pull-Down Resistor

WKx_PUPD_	WKx_PUPD_	Current Sources	Note
<u> </u>	U		
0	0	no current	WK input is floating if left open (default setting)
		source	
0	1	pull-down	WK input internally pulled to GND
1	0	pull-up	WK input internally pulled to internal 5V supply
1	1	Automatic switching	If a high level is detected at the WK input the pull-up source is activated, if low level is detected the pull down is activated.

Note: If there is no pull-up or pull-down configured on the WK input, then the respective input should be tied to GND or VS on board to avoid unintended floating of the pin and subsequent wake events.




Figure 35 Illustration for Pull-Up / Down Current Sources with Automatic Switching Configuration

High-Voltage Wake and Voltage Monitoring Input



9.2.3 Wake configuration for Cyclic Sense

The wake can also be used for cyclical sensing of monitoring signals during low-power modes. For this function the WK input performs a cyclic sensing of the voltage level during the on-time of the GPIO HS. A transition of the voltage level will trigger a wake-up event.

In order to enable this functionality the GPIO must be configured as HS to be controlled by the Timer. See also **Chapter 5.2.1** and **Chapter 11.1.2** for more details.

9.2.4 High-Voltage Sensing as Alternate Function

This function provides the possibility to measure a voltage, e.g. the unbuffered battery voltage, with the protected WK HV-input pin. The measured voltage is routed out at FO/GPIO.

If this function is enabled with the **WK_MEAS** then neither the FO (including the FO test via **FO_ON**), nor the GPIO functionality nor the WK functionality will be available.

If the measurement function is enabled then following items should be noted:

- The internal pull-up / pull-down structures are disabled and the internal WK signal is gated (blocked)
- The settings for WK in the registers WK_PUPD_CTRL and WK_CTRL_1 are ignored (but changing the settings is not prevented)
- The wake capability and voltage monitoring of the WK pin is disabled, i.e. WK_STAT_0 and WK_LVL_STAT
 are not updated, i.e. the bits in WK_LVL_STAT are cleared
- If WK is the only valid wake source then the **SPI_FAIL** flag will be set when trying to enter SBC Sleep Mode (see also **Chapter 5.1**) and SBC Restart Mode is entered

Please refer to **Chapter 5.4** for more details on the functionality of the measurement unit.

High-Voltage Wake and Voltage Monitoring Input



9.3 Electrical Characteristics

Table 25 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or	Number	
		Min. Typ.		Max.		Test Condition		
WK Input Pin Characte	ristics	1	1		•			
Wake-up/monitoring threshold voltage	$V_{ m WKth}$	2	3	4	V	without external serial resistor R_S (with R_S : DeltaV = $I_{PD/PU} * R_S$); hysteresis included	P_10.3.1	
Threshold hysteresis	V _{WKNth,hys}	0.1	-	0.7	V	without external serial resistor R_S (with R_S : DeltaV = $I_{PD/PU} * R_S$)	P_10.3.2	
WK pin Pull-up Current	I _{PU_WK}	-20	-10	-3	μΑ	$V_{WK_{-1}N} = 4V$	P_10.3.3	
WK pin Pull-down Current	I _{PD_WK}	3	10	20	μΑ	V _{WK_IN} = 2V	P_10.3.4	
Input leakage current	I _{LK,l}	-2)	2	μΑ	0 V < V _{WK_IN} < 40V	P_10.3.5	
Timing						•		
Wake-up filter time 1	t _{FWK1}	13	16	20	μs	1)	P_10.3.6	
	1	1	I .		1	I .	I	

¹⁾ Not subject to production test, tolerance defined by internal oscillator tolerance

Interrupt Function



10 Interrupt Function

10.1 Block and Functional Description




Figure 36 Interrupt Block Diagram

The interrupt is used to signalize special events in real time to the microcontroller. The interrupt block is designed as a push/pull output stage as shown in **Figure 36**. An interrupt is triggered and the INTN pin is pulled low (active low) for t_{INTN} in SBC Normal and Stop Mode and it is released again once t_{INTN} is expired. The minimum high-time of INTN between two consecutive interrupts is t_{INTND} . An interrupt does not cause a SBC mode change.

Two different interrupt classes could be selected via the SPI bit INT_ GLOBAL:

Class 1 (wake interrupt - INT_ GLOBAL=0): all wake-up events stored in the wake status SPI registers
(WK_STAT_0 and WK_STAT_1 if GPIO is configured as WK) cause an interrupt. The wake sources are listed
below.

An interrupt is only triggered if the respective function is also enabled as a wake source (including GPIOx if configured as a wake input). The CAN time out signalization **CANTO** is also considered as a wake source. Therefore, the interrupt mask bit **CANTO_MASK** has higher priority than the bit **INT_GLOBAL**, i.e. the bit is not taken into account for CANTO.

- via CAN (wake-up or CAN Bus time out)
- via the WK pin
- via TIMER
- via GPIO (if configured as WK input)
- Class 2 (global interrupt INT_ GLOBAL=1): in addition to the wake-up events, all signalled failures stored
 in the other status registers trigger an interrupt (the registers WK_LVL_STAT and FAM_PROD_STAT are
 not generating interrupts, neither will the selective wake registers SWK_STAT, SWK_OSC_CAL_H_STAT,
 SWK_OSC_CAL_L_STAT, SWK_ECNT_STAT, SWK_CDR_STAT1, SWK_CDR_STAT2)

Note: The errors which will cause SBC Restart or SBC Fail-Safe Mode (VCC1_UV, WD_FAIL, VCC1_SC, TSD2_SAFE, TSD2, FAILURE) are the exceptions of an INTN generation on status bits. Also the bits POR and DEV_STAT_[1:0] will not generate interrupts.

CONFIDENTIAL

Interrupt Function

Note: During SBC Restart Mode the SPI is blocked and the microcontroller is in reset. Therefore the INTN will only be triggered after SBC Restart Mode when SBC Normal Mode is entered.

In addition to this behavior, INTN will be triggered when SBC Stop Mode is entered and not all wake source bits were cleared in the **WK_STAT_0** and **WK_STAT_1** register.

The SPI status registers are updated at every falling edge of the INTN pulse. All interrupt events are stored in the respective register (except the register **WK_LVL_STAT**) until the register is read and cleared via SPI command. A second SPI read after reading out the respective status register is optional but recommended to verify that the interrupt event is not present anymore. The interrupt behavior is shown in **Figure 37** for class 1 interrupts. The behavior for class 2 is identical.

The INTN pin is also used during SBC Init Mode to select the hardware configuration of the device. See **Chapter 5.1.1** for further information.




Figure 37 Interrupt Signalization Behavior

Interrupt Function



10.2 Electrical Characteristics

Table 26 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol		Values		Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Interrupt Output; Pin INT	N	1					- 1
INTN High Output Voltage	$V_{\rm INTN,H}$	0.8 × V _{CC1}	_		V	¹⁾ / _{INTN} = -1 mA; INTN = off	P_11.2.1
INTN Low Output Voltage	$V_{\rm INTN,L}$	_	-	0.2 × V _{CC1}	V	¹⁾ I _{INTN} = 1 mA; INTN = on	P_11.2.2
INTN Pulse Width	t _{INTN}	80	100	120	μs	2)	P_11.2.3
INTN Pulse Minimum Delay Time	t_{INTND}	80	100	120	μs	²⁾ between consecutive pulses	P_11.2.4
Configuration Select; Pin	INTN		V				
Config Pull-down Resistance	R _{CFG}		250		kΩ	V _{INTN} = 5 V	P_11.2.5
Config Select Filter Time	t _{CFG_F}	5	10	14	μs	2)	P_11.2.6

¹⁾ Output Voltage Value also determines device configuration during SBC Init Mode

²⁾ Not subject to production test, tolerance defined by internal oscillator tolerance.

Fail Output and General Purpose I/O (GPIO)



11 Fail Output and General Purpose I/O (GPIO)

11.1 Block and Functional Description




Figure 38 Simplified Fail Output and GPIO Block Diagram

Features

- Fail-Output Function to signalize fail-safe events (FO function)
- General Purpose I/O functionality in case the fail-output function is not needed (GPIO function)
- Output of HV Measurement function in case WK is selected accordingly (WK_MEAS)

Fail Output and General Purpose I/O (GPIO)



11.1.1 Fail-Output Function

The fail output consists of a failure logic and an open-drain output (FO) with active-low signalization. It is the default configuration after device power-up to support fail-safe functions.

The fail output is activated due to following failure conditions:

- Watchdog trigger failure (For config 3&4 only after the 2nd watchdog trigger failure and for config 1&2 after 1st watchdog trigger failure)
- Thermal shutdown TSD2
- VCC1 short to GND
- VCC1 over voltage (only if the SPI bit VCC1_OV_RST is set)

At the same time when FO is triggered, the SBC Fail-Safe Mode is entered (exceptions are watchdog trigger failures depending on selected configurations - see **Chapter 5.1.1**). The fail output activation is signalled in the SPI bit **FAILURE** of the register **DEV_STAT**.

The entry of SBC Fail-Safe Mode due to a watchdog failure can be configured as described in **Chapter 5.1.1**. If the FO was activated due to a failure then it will stay activated (pulled low) in all SBC Modes.

In order to deactivate the fail output in SBC Normal Mode the failure conditions must not be present anymore (e.g. TSD2, VCC1 short circuit, etc) and the bit **FAILURE** needs to be cleared via SPI command. In case of a **FAILURE** bit setting due to a watchdog fail, a successful WD trigger is needed in addition, i.e. **WD_FAIL** must be cleared. **WD_FAIL** will also be cleared when going to SBC Sleep or SBC Fail-Safe Mode due to another failure (not a WD failure) or if the watchdog is disabled in SBC Stop Mode.

For testing purposes only the Fail Output can also be activated via SPI by setting the bit **FO_ON**. This bit is independent of the FO failure bits. In case that there is no failure condition, the FO outputs can also be turned off again via SPI, i.e. no successful watchdog trigger is needed.

In case FO was activated via the SPI bit **FO_ON** then it will be disabled when entering SBC Restart Mode and will stay off in SBC Normal Mode.

Note: The Fail output pin is triggered for any of the above described failures.

Fail Output and General Purpose I/O (GPIO)



11.1.2 General Purpose I/O Function as Alternate Function

In case that FO functionality is not used in the application, then the pin can be configured with an alternate function as high-voltage (VS related) General Purpose I/O pin via te SPI bits **GPIO**.

To avoid unintentional changes of the respective GPIO function during operation the configuration can be locked via the SPI bit CFG_LOCK_0

FO can be reconfigured in SBC Normal Mode for following functions:

- FO functionality (default state) when configured as GPIO ='000'...'010':
 - Overcurrent shutdown and open load detection is disabled
- Off (also disabled in case FO1 is activated) when configured as GPIO ='100'
- Wake Input when configured as GPIO='101':
 - There is a blanking time t_{GPIO,WK,blank} when FO/GPIO is configured as wake input. Only then the level detection becomes valid, i.e. the filter time t_{FWK1} is started.
 - The pin can be used as a wake source. A level change is detected at the threshold V_{GPIOI,th}.
 The wake capability can be enabled and disabled by setting the GPIO bits.
 - Wake events are stored and reported in WK_STAT_1
 - Internal pull-up or pull-down structures are implemented and can be configured with the SPI bits
 GPIO_WK_PUPD
 - SBC Normal, Stop-, Init and Restart Mode: The input level is shown in the WK_LVL_STAT register and the INTN is triggered
 - SBC Restart Mode: The SPI is blocked and cannot be read;
 INTN is triggered when returning to SBC Normal Mode
 - SBC Sleep Mode: The device is woken up, i.e. VCC1 is enabled
- Low-Side incl. PWM control when configured as GPIO ='110':
 - The switch is controlled by the PWM generator: 0% DC = off and 100% DC = on; any other duty cycle can be configured in PWM_CTRL.

The PWM frequency can be selected in PWM_FREQ_CTRL

- the respective level at the pin will be shown in WK_LVL_STAT in SBC Normal, Stop-, Init and Restart
 Mode and can serve as a feedback about the respective switch state¹⁾
- On-state overcurrent shutdown is implemented.
 During PWM operation the diagnosis is active only during the LS on-time.
 The bit GPIO_OC shows an over current shutdown respectively and the switch is disabled.
 Depending on the duty cycle the diagnosis might not be activated considering the respective filter timing.
- High-Side incl. PWM control when configured as GPIO ='111':
 - The switch is controlled by the PWM generator: 0% DC = off and 100% DC = on;
 any other duty cycle can be configured in PWM_CTRL.

¹⁾ The level is determined by the wake comparator and will be shown as low or high, i.e. the feature might not be useful if a duty cycle of 0% < DC < 100% is applied

CONFIDENTIAL

Fail Output and General Purpose I/O (GPIO)

The PWM frequency can be selected in PWM_FREQ_CTRL

- the respective level at the pin will be shown in WK_LVL_STAT in SBC Normal, Stop-, Init and Restart Mode and can serve as a feedback about the respective switch state¹⁾
- On-state open load is detection and overcurrent shutdown is implemented.
 During PWM operation the diagnosis is active only during the HS on-time.
 In case of open load detection the bit GPIO_OL is set.
 In case of over current detection the bit GPIO_OC is set and the switch is shut down.
 Depending on the duty cycle the diagnosis might not be activated considering the respective filter timing
- High-Side with cyclic sense functionality when configured as GPIO = '011':
 - Cyclic sense will not work if the GPIO is not configured accordingly. The HS is used in combination with the WK pin and is controlled by the Timer
 - The configuration for cyclic sense, e.g. the period and on-time of the cyclic sense function is done via the registers TIMER_CTRL, WK_CTRL_1, WK_PUPD_CTRL
 - Open load detection and overcurrent shutdown is active only during the HS on-time: in case of open load detection the bit GPIO_OL is set.
 In case of over current detection the bit GPIO_OC is set and the switch is shut down
 - See Chapter 5.2.1 and Chapter 9.2 for more information about cyclic sense

Note: It must be ensured that the correct GPIO configuration is selected after device power-up to ensure proper functionality.

It is recommended to use the **CFG_LOCK_0** bit to avoid unintentional configuration changes. It is not recommended to change the GPIO configuration during the operation to avoid misleading SPI status bit settings (e.g. over current, open load) or unexpected timings due to shared PWM generator.

Shutdown behavior in case of low-side or high-side configuration:

- The switch is disabled in case of over current detection with either low- or high-side configuration, SBC Restart or Fail-Safe Mode entry
- The SPI bits are set to GPIO = OFF = '100'
- The switch will stay OFF until it is enabled again via the GPIO bits,
- In case CFG_LOCK_0 is set, then the bit must first be cleared before the configuration can be enabled again. Then the lock bit should be set again
- The switch can be enabled even if either GPIO_OL or GPIO_OC bit is set.
- A VS_UV condition is not affecting the behavior of the GPIO.

Note: If FO is not enabled then also then FO/GPIO will not be activated in case of failures. Neither will the **FAILURE** bit be set but it can be cleared. In addition, it is not possible to activate FO/GPIO via **FO_ON** in this case.

Restart Behavior:

The behavior during SBC Restart and Fail-Safe Mode as well as the transition to SBC Normal Mode is as follows:

• if configured as Wake Input: it will stay wake capable during SBC Restart Mode and will be an automatic wake source in SBC Fail-Safe Mode.



Fail Output and General Purpose I/O (GPIO)

- if configured as Low-Side or High-Side: They will be disabled during SBC Restart and Fail-Safe Mode. They
 will stay off when returning to SBC Normal Mode and can be enabled again via SPI (Restart value is 'OFF').
- if configured as FO and activated due to a failure: FO will stay activated during SBC Restart Mode and when entering SBC Normal Mode (SPI register is not modified)

The detailed behavior for the respective configurations and SBC modes is listed in below table:

Table 27 Fail-Output and GPIO configuration behavior during the respective SBC Modes

FO Configuration	SBC Normal Mode	SBC Stop Mode	SBC Sleep Mode	SBC Restart Mode	SBC Fail-Safe Mode
FO (default)		fixed	fixed	active / fixed	active
Off	6	Off	Off	Off	Off
Wake Input	configurable	wake capable	wake capable	wake capable	wake capable
Low-Side		fixed	fixed	Off	Off
High-Side		fixed	fixed	Off	Off

Explanation of GPIO states:

- configurable: settings can be changed in this SBC mode
- fixed: settings stay as configured in SBC Normal Mode
- active: FO is activated due to a failure leading to SBC Restart or Fail-Safe Mode.

11.1.3 WK and FO/GPIO HV-Sensing Function as Alternative Function

This function provides the possibility to measure a voltage, e.g. the unbuffered battery voltage, with the protected WK HV-input. The measured voltage is routed out at FO/GPIO.

If this function is enabled with the **WK_MEAS** then neither the FO (including the FO test via **FO_ON**) nor the GPIO functionality will be available. Trying to enable the FO/GPIO functionality will set the **SPI_FAIL** flag.

If the measurement function is enabled then following items should be noted:

- The internal pull-up / pull-down structures are disabled and the internal WK signal is gated (blocked)
- The settings for WK in the registers WK_PUPD_CTRL and GPIO_CTRL are ignored (but changing the
 settings is not prevented). WK_MEAS cannot be set if FO is configured. In this case SPI_FAIL will be set.
 FO must be first set to OFF
- The wake capability and voltage monitoring of the WK pin is disabled, i.e. WK_STAT_1 and WK_LVL_STAT
 are not updated
- If GPIO WK is the only valid wake source then the SPI_FAIL flag will be set when trying to enter SBC Sleep
 Mode (see also Chapter 5.1) and SBC Restart Mode is entered

Please refer to **Chapter 5.4** for more details on the functionality of the measurement unit.

Fail Output and General Purpose I/O (GPIO)



11.2 Electrical Characteristics

Table 28 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol		Value	5	Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition		
FO and Alternative Fur	nction GPIO	1					1	
FO low-side output voltage (active)	V _{FO,L1}	-	-	1	V	If configured as Fail- Output; I _{FO} = 4.0mA	P_12.2.1	
GPIO low-side output voltage (active)	$V_{\rm GPIOL,L1}$	_	-	1	V	If configured as Low- Side Switch; I _{GPIO} = 30mA	P_12.2.3	
GPIO low-side output voltage (active)	V _{GPIOL,L2}	-	\	5	mV	¹⁾ If configured as Low-Side Switch; I _{GPIO} = 100μA	P_12.2.4	
GPIO high-side output voltage (active)	V _{GPIOH,H1}	VS-1	_		V	If configured as High- Side Switch; $I_{GPO} = -30 \text{mA}$	P_12.2.5	
GPIO high-side output voltage (active)	$V_{\rm GPIOH,H2}$	VS-5		-	mV	¹⁾ If configured as High-Side Switch; I _{GPO} = -100μA	P_12.2.6	
GPIO input threshold voltage (WK config)	$V_{GPIOI,th}$	1.5	2.5	3.5	V	²⁾ hysteresis included	P_12.2.7	
GPIO input threshold hysteresis (WK config)	V _{GPIOI,hys}	100	400	700	mV	1)	P_12.2.8	
GPIO input leakage current (all inactive)	I _{GPIO,LK}	-2	-	2	μΑ	0V < V _{GPIO} < VS	P_12.2.9	
GPIO wake input activation blanking time	t _{GPIO,WK,blank}	24	30	36	μs	³⁾ after enabling as wake input	P_12.2.10	
GPIO LS overcurrent Shutdown Threshold	I _{GPIOL,SD}	30	-	65	mA	V _{GPIO} = 28V, hysteresis included	P_12.2.11	
GPIO HS overcurrent Shutdown Threshold	I _{GPIOH,SD}	-65	-	-30	mA	V _{GPIO} = 0V, hysteresis included	P_12.2.12	
GPIO overcurrent shutdown filter time	t _{GPIO,OC}	13	16	20	μs	³⁾ applies for HS and LS configuration	P_12.2.13	
GPIO HS open load detection	I _{GPIOH,OL}	-3.0	-	-0.5	mA	in on-state, hysteresis included	P_12.2.15	

CONFIDENTIAL

Fail Output and General Purpose I/O (GPIO)

Table 28 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
GPIO open load detection filter time	t _{GPIO,OL}	51	64	77	μs	3)	P_12.2.16
GPIO WK pin Pull-up Current	I _{PU_GPIO,WK}	-20	-10	-3	μΑ	$V_{\text{GPIO,WK_IN}} = 3.5\text{V}$	P_12.3.17
GPIO WK pin Pull-down Current	I _{PD_GPIO,WK}	3	10	20	μΑ	$V_{\text{GPIO,WK_IN}} = 1.5V$	P_12.3.18

- 1) Not subject to production test, specified by design.
- 2) Applies also for TEST voltage input level
- 3) Not subject to production test, tolerance defined by internal oscillator tolerance (internal).

Supervision Functions



12 Supervision Functions

12.1 Reset Function




Figure 39 Reset Block Diagram

12.1.1 Reset Output Description

The reset output pin RSTN provides a reset information to the microcontroller, for example, in the event that the output voltage has fallen below the undervoltage threshold $V_{RT1/2/3/4}$. In case of a reset event, the reset output RSTN is pulled to low after the filter time \mathbf{t}_{RF} and stays low as long as the reset event is present and the configurable reset delay time has not expired. The reset delay time can be configured depending on the application. The default value is the extended reset delay time \mathbf{t}_{RD1} and the reduced reset delay time \mathbf{t}_{RD2} can be selected by setting RSTN_DEL. When connecting the SBC to battery voltage, the reset signal remains low initially. When the output voltage V_{cc1} has reached the reset default threshold $V_{RT1,r}$, the reset output RSTN is released to high after the reset delay time t_{RD1} . A reset can also occur due to a watchdog trigger failure. The reset threshold can be adjusted via SPI, the default reset threshold is $\mathbf{V}_{RT1,f}$. The RSTN pin has an integrated pull-up resistor. In case reset is triggered, it will be pulled low for $\mathbf{V}_{cc1} \ge 1V$ and for $VS \ge \mathbf{V}_{POR,f}$ (see also Chapter 12.3).

The timings for the RSTN triggering regarding VCC1 undervoltage and watchdog trigger is shown in Figure 40.

Supervision Functions






Figure 40 Reset Timing Diagram

12.1.2 Soft Reset Description

In SBC Normal and SBC Stop Mode, it is also possible to trigger a device internal reset via a SPI command in order to bring the SBC into a defined state in case of failures. In this case the microcontroller must send a SPI command and set the MODE bits to '11' in the M_S_CTRL register. As soon as this command becomes valid, the SBC is set back to SBC INIT Mode and all SPI registers are set to their default values (see SPI Chapter 13.5 and Chapter 13.6).

Two different soft reset configurations are possible via the SPI bit **SOFT_RESET_RST**:

- The reset output (RSTN) is triggered when the soft reset is executed (default setting, the same reset delay time t_{RD1} applies)
- The reset output (RSTN) is not triggered when the soft reset is executed

Note: The device must be in SBC Normal Mode or SBC Stop Mode when sending this command. Otherwise, the command will be ignored.

12.2 Watchdog Function

The watchdog is used to monitor the software execution of the microcontroller and to trigger a reset if the microcontroller stops serving the watchdog due to a lock up in the software.

Two different types of watchdog functions are implemented and can be selected via the bit WD_WIN:

- Time-Out Watchdog (default value)
- Window Watchdog



Supervision Functions

The respective watchdog functions can be selected and programmed in SBC Normal Mode. The configuration stays unchanged in SBC Stop Mode.

Please refer to **Table 29** to match the SBC Modes with the respective watchdog modes.

Table 29 Watchdog Functionality by SBC Modes

SBC Mode	Watchdog Mode	Remarks
INIT Mode	Starts with Long Open Window	Watchdog starts with Long Open Window after RSTN is released
Normal Mode	WD Programmable	Window Watchdog, Time-Out watchdog or switched off for SBC Stop Mode
Stop Mode	Watchdog is fixed or off	
Sleep Mode	Off	SBC will start with Long Open Window when entering SBC Normal Mode.
Restart Mode	Off	SBC will start with Long Open Window when entering SBC Normal Mode.

The watchdog timing is programmed via SPI command in the register **WD_CTRL**. As soon as the watchdog is programmed, the timer starts with the new setting and the watchdog must be served. The watchdog is triggered by sending a valid SPI-write command to the watchdog configuration register. The watchdog trigger command is executed when the SPI command is interpreted, i.e. 3 clock cylcles (typ. 3µs) after the transition of Chip Select input (CSN) from low to high.

When coming from SBC Init, SBC Restart Mode or in certain cases from SBC Stop Mode, the watchdog timer is always started with a long open window. The long open window (t_{LW} = 200ms) allows the microcontroller to run its initialization sequences and then to trigger the watchdog via SPI.

The watchdog timer period can be selected via the watchdog timing bit field (**WD_TIMER**) and is in the range of 10 ms to 10000 ms. This setting is valid for both watchdog types.

The following watchdog timer periods are available:

- WD Setting 1: 10ms
- WD Setting 2: 20ms
- WD Setting 3: 50ms
- WD Setting 4: 100ms
- WD Setting 5: 200ms
- WD Setting 6: 500ms
- WD Setting 7: 1000ms
- WD Setting 8: 10000ms

In case of a watchdog reset, SBC Restart or SBC Fail-Safe Mode is entered according to the configuration and the SPI bits **WD_FAIL** are set. Once the RSTN goes high again the watchdog immediately starts with a long open window the SBC enters automatically SBC Normal Mode.

In SBC Software Development Mode the watchdog is off and therefore no reset and interrupt are generated due to a watchdog failure.

CONFIDENTIAL

Supervision Functions

Depending on the configuration, the **WD_FAIL** bits will be set after a watchdog trigger failure as follows:

- In case an incorrect WD trigger is received (triggering in the closed watchdog window or when the
 watchdog counter expires without a valid trigger) then the WD_FAIL bits will be increased (showing the
 number of incorrect WD triggers)
- For config 2: the bits can have the maximum value of '01'
- For config 1, 3 and 4: the bits can have the maximum value of '10'

The **WD_FAIL** bits are cleared automatically when following conditions apply:

- After a successful watchdog trigger
- When the watchdog is off: in SBC Stop Mode after successfully disabling it, in SBC Sleep Mode, or in SBC Fail-Safe Mode (except for a watchdog failure)

12.2.1 Time-Out Watchdog

The time-out watchdog is an easier and less secure watchdog than a window watchdog as the watchdog trigger can be done at any time within the configured watchdog timer period.

A correct watchdog service immediately results in starting a new watchdog timer period. Taking the tolerances of the internal oscillator into account leads to the safe trigger area as defined in **Figure 41**.

If the time-out watchdog period elapses, a watchdog reset is created by setting the reset output RSTN low and the SBC switches to SBC Restart or SBC Fail-Safe Mode.




Figure 41 Time-out Watchdog Definitions



12.2.2 Window Watchdog

Compared to the time-out watchdog the characteristic of the window watchdog is that the watchdog timer period is divided between an closed and an open window. The watchdog must be triggered within the open window.

A correct watchdog trigger results in starting the window watchdog period by a closed window followed by an open window.

The watchdog timer period is at the same time the typical trigger time and defines the middle of the open window. Taking the oscillator tolerances into account leads to a safe trigger area of:

 $t_{WD} \times 0.72 < safe trigger area < t_{WD} \times 1.20$.

The typical closed window is defined to a width of 60% of the selected window watchdog timer period. Taking the tolerances of the internal oscillator into account leads to the timings as defined in **Figure 42**.

A correct watchdog service immediately results in starting the next closed window.

Should the trigger signal meet the closed window or should the watchdog timer period elapse, then a watchdog reset is created by setting the reset output RSTN low and the SBC switches to SBC Restart or SBC Fail-Safe Mode.




Figure 42 Window Watchdog Definitions

12.2.3 Watchdog Setting Check Sum

A check sum bit is part of the SPI commend to trigger the watchdog and to set the watchdog setting.

The sum of the 8 data bits in the register WWD_CTRL needs to have even parity (see **Equation (12.1)**). This is realized by either setting the bit **CHECKSUM** to 0 or 1. If the check sum is wrong, then the SPI command is ignored, i.e. the watchdog is not triggered or the settings are not changed and the bit SPI_FAIL is set.

CONFIDENTIAL

Supervision Functions

The checksum is calculated by taking all 8 data bits into account. The written value of the reserved bit 3 of the **WD_CTRL** register is considered (even if read as '0' in the SPI output) for checksum calculation, i.e. if a 1 is written on the reserved bit position, then a 1 will be used in the checksum calculation.

(12.1)

 $CHKSUM = Bit15 \oplus ... \oplus Bit8$



12.2.4 Watchdog during SBC Stop Mode

The watchdog can be disabled for SBC Stop Mode in SBC Normal Mode. For safety reasons, there is a special sequence to be followed in order to disable the watchdog as described in **Figure 43**. Two different SPI bits (WD_STM_EN_0, WD_STM_EN_1) in the registers WK_CTRL_0 and WD_CTRL need to be set.




Figure 43 Watchdog disabling sequence in SBC Stop Mode

If a sequence error occurs, then the bit **WD_STM_EN_1** will be cleared and the sequence has to be started again.

The watchdog can be enabled by triggering the watchdog in SBC Stop Mode or by switching back to SBC Normal Mode via SPI command. In both cases the watchdog will start with a long open window and the bits WD_STM_EN_1 and WD_STM_ EN_0 are cleared. After the long open window the watchdog has to be served as configured in the **WD_CTRL** register.

Note: The bit WD_STM_ EN_0 will be cleared automatically when the sequence is started and it was 1 before.

12.2.5 Watchdog Start in SBC Stop Mode due to Bus Wake

In SBC Stop Mode the Watchdog can be disabled. In addition a feature is available which will start the watchdog with any BUS wake (CAN) during SBC Stop Mode. The feature is enabled by setting the bit **WD_EN_WK BUS** = 1

(= default value after POR). The bit can only be changed in SBC Normal Mode and needs to be programmed before starting the watchdog disable sequence.

A wake on CAN will generate an interrupt and the RXD pin for CAN is pulled to low. By these signals the microcontroller is informed that the watchdog is started with a long open window. After the long open window the watchdog has to be served as configured in the **WD_CTRL** register.

To disable the watchdog again, the SBC needs to be switched to Normal Mode and the sequence needs to be sent again.



12.3 VS Power On Reset

At power up of the device, the VS Power on Reset is detected when VS > $V_{POR,r}$ and the SPI bit **POR** is set to indicate that all SPI registers are set to POR default settings. VCC1 is starting up and the reset output will be kept low and will only be released once VCC1 has crossed $V_{RT1,r}$ and after t_{RD1} has elapsed.

In case VS < V_{POR,f}, an device internal reset will be generated and the SBC is switched off and will restart in INIT mode at the next VS rising. This is shown in **Figure 44**.




Figure 44 Ramp up / down example of Supply Voltage

12.4 Undervoltage VS

The VS under-voltage monitoring is always active when VCC1 is enabled. If the supply voltage VS reaches the undervoltage threshold $V_{s,uv}$ then the SBC does the following measures:

- SPI bit **VS_UV** is set. No other error bits are set. The bit can be cleared once the VS undervoltage condition is not present anymore
- The VCC1 short circuit protection becomes inactive (see Chapter 12.6). However, the thermal protection
 of the device remains active. if the undervoltage threshold is exceeded (VS rising) then the function will be
 automatically enabled again

Note: VS under voltage monitoring is not available in SBC Stop Mode due to current consumption saving requirements as long the VCC1 load current is below the active peak threshold (I_PEAK_TH)



12.5 VCC1 Over-/ Undervoltage and Undervoltage Prewarning

12.5.1 VCC1 Undervoltage and Undervoltage Prewarning

This function is always active when the VCC1 voltage regulator is enabled. The supervision is implemented at the pin VIO (VIO must be connected to VCC1).

A first-level voltage detection threshold is implemented as a prewarning for the microcontroller. The prewarning event is signaled with the bit **VCC1_WARN**. No other actions are taken.

As described in **Chapter 12.1** and **Figure 45**, a reset will be triggered (RSTN pulled low) when the V_{CC1} output voltage falls below the selected undervoltage threshold (V_{RTx}). The SBC will enter SBC Restart Mode and the bit **VCC1_UV** is set when RSTN is released again.

The hysteresis of the VCC1 undervoltage threshold can be increased artificially by setting the bit **RSTN_HYS**. In this case always the highest rising threshold (Vrt1,r) is used for the release of the undervoltage reset. The falling reset threshold will always remain as configured.

Note: The VCC1_WARN or VCC1_UV bits are not set in Sleep Mode as $V_{CC1} = 0V$ in this case




Figure 45 VCC1 Undervoltage Timing Diagram

Note: It is recommended to clear the **VCC1_WARN** and **VCC1_UV** bit once it is detected by the microcontroller software to verify if the undervoltage still exists or not.

12.5.2 VCC1 Overvoltage

For fail-safe reasons a configurable VCC1 over voltage detection feature is implemented. It is active when the VCC1 voltage regulator is enabled. The supervision is implemented at the pin VIO (VIO must be connected to VCC1).

In case the $V_{CC1,OV,r}$ threshold is crossed, the SBC triggers following measures depending on the configuration:

- The bit **VCC1_OV** is always set;
- If the bit VCC1_OV_RST is set and CFG0_STATE = '1', then SBC Restart Mode is entered. The FO output is activated. After the reset delay time (t_{RD1}), the SBC Restart Mode is left and SBC Normal Mode is resumed even if the VCC1 over voltage event is still present (see also Figure 46). The VCC1_OV_RST bit is cleared automatically;

CONFIDENTIAL

Supervision Functions

• If the bit VCC1_OV_RST is set and CFG0_STATE = '0', then SBC Fail-Safe Mode is entered and FO output is activated.

Note: External noise could be coupled into the VCC1 supply line. Especially, in case the VCC1 output current in SBC STOP Mode is below the active peak threshold (I_{VCC1,lpeak}) it should be considered to clear the bit VCC1_OV_RST before entering SBC Stop Mode to avoid unintentional SBC Restart or Fail-Safe Mode entry and to ignore the VCC1_OV bit due to external noise.




Figure 46 VCC1 Over Voltage Timing Diagram

12.6 VCC1 Short Circuit Diagnostics

The supervision is implemented at the pin VIO (VIO must be connected to VCC1).

The short circuit protection feature for V_{CC1} is implemented as follows:

- The short circuit detection is only enabled if VS > V_{S,UV}
- If VCC1 is not above the V_{RTx} within t_{VCC1,SC} after device power up or after waking from SBC Sleep or Fail-Safe Mode (i.e. after VCC1 is enabled) then the SPI bit VCC1_SC bit is set, VCC1 is turned off, the FO pin is enabled, FAILURE is set and SBC Fail-Safe Mode is entered. The SBC can be activated again via a wake on CAN and WK or GPIO if configured as wake input.
- The same behavior applies, if V_{CC1} falls below V_{RTx} for longer than $t_{VCC1,SC}$.

Note: The **VCC1_SC** flag is not set during power up of V_{CC1} .

12.7 VCC2 Undervoltage and VCAN Undervoltage

An undervoltage warning is implemented for VCC2 and VCAN as follows:

- V_{CC2} undervoltage detection: In case V_{CC2} is eabled and will drop below the V_{CC2,UV,f} threshold, then the SPI bit VCC2_UV is set and can be only cleared via SPI. During power-up the blanking time t_{VCC2,Blank} applies, i.e. no undervoltage warning bit is set during this time.
- V_{CAN} undervoltage detection: In case the CAN module is enabled and the voltage on V_{CAN} will drop below the V_{CAN_UV,f} threshold, then the SPI bit VCAN_UV is set and can be only cleared via SPI.

Note: The VCC2_UV flag is not set during turn-on or turn-off of V_{CC2} .



12.8 Thermal Protection

Three independent and different thermal protection features are implemented in the SBC according to the system impact:

- Individual thermal shutdown of specific blocks
- Temperature prewarning of main microcontroller supply VCC1
- SBC thermal shutdown due to VCC1 overtemperature

12.8.1 Individual Thermal Shutdown

As a first-level protection measure the output stages VCC2 and CAN are independently switched off if the respective block reaches the temperature threshold T_{jTSD1} . Then the **TSD1** bit is set. This bit can only be cleared via SPI once the overtemperature is not present anymore. Independent of the SBC Mode the thermal shutdown protection is only active if the respective block is on.

The respective modules behave as follows:

- VCC2: Is switched to off and the control bits VCC2_ON are cleared. The status bit VCC2_OT is set. Once the
 overtemperature condition is not present anymore, then VCC2 has to be configured again by SPI.
- CAN: The transmitter is disabled and stays in CAN Normal Mode acting like CAN Receive only mode. The
 status bits CAN_FAIL = '01' are set. Once the overtemperature condition is not present anymore, then the
 CAN transmitter is automatically switched on.

Note: The diagnosis bits are not cleared automatically and have to be cleared via SPI once the overtemperature condition is not present anymore.

12.8.2 Temperature Prewarning

As a next level of thermal protection a temperature prewarning is implemented if the main supply VCC1 reaches the thermal prewarning temperature threshold T_{jPW} . Then the status bit **TPW** is set. This bit can only be cleared via SPI once the overtemperature is not present anymore. Independent of the SBC Mode the thermal prewarning is only active if the VCC1 is on.

12.8.3 SBC Thermal Shutdown

As a highest level of thermal protection a temperature shutdown of the SBC is implemented if the main supply VCC1 reaches the thermal shutdown temperature threshold T_{jTSD2} . Once a TSD2 event is detected SBC Fail-Safe Mode is entered. Only when device temperature falls below the TSD2 threshold then the device remains in SBC Fail-Safe Mode for t_{TSD2} to allow the device to cool down. After this time has expired, the SBC will automatically change via SBC Restart Mode to SBC Normal Mode (see also **Chapter 5.1.6**).

When a TSD2 event is detected, then the status bit **TSD2** is set. This bit can only be cleared via SPI in SBC Normal Mode once the overtemperature is not present anymore.

For increased robustness requirements it is possible to extend the TSD2 waiting time by x64 of t_{TSD2} after 16 consecutive TSD2 events by setting the SPI bit **TSD2_DEL**. The counter is incremented with the next TSD2 even and the bit **TSD2** is not cleared. Once the counter has reached the value 16, then the bit **TSD2_SAFE** is set and the extended TSD2 waiting time is active. The extended waiting time will be kept until **TSD2_SAFE** is cleared. The TSD counter is cleared when **TSD2** is cleared.



12.9 Electrical Characteristics

Table 30 Electrical Specification

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol		Value	5	Unit	Note or	Number	
		Min. Typ. Max.			Test Condition			
VCC1 Monitoring; VCC1 = 5.	0V Version	ion						
Undervoltage Prewarning Threshold Voltage PW,f	$V_{\rm PW,f}$	4.6	4.7	4.85	V	VCC1 falling, SPI bit is set	P_13.9.1	
Undervoltage Prewarning Threshold Voltage RT1,r	$V_{\mathrm{PW,r}}$	4.65	4.80	4.90	V	VCC1 rising	P_13.9.2	
Undervoltage Prewarning Threshold Voltage hysteresis	$V_{ m PW,hys}$	50	85	140	mV	,	P_13.9.3	
VCC1 UV Prewarning Detection Filter Time	$t_{ m VCC1,PW_F}$	5	10	14	us	³⁾ rising and falling	P_13.9.4	
Reset Threshold Voltage RT1,f	V _{RT1,f}	4.5	4.6	4.75	V	default setting; VCC1 falling	P_13.9.5	
Reset Threshold Voltage RT1,r	$V_{RT1,r}$	4.6	4.7	4.85	V	default setting; VCC1 rising	P_13.9.6	
Reset Threshold Voltage RT2,f	$V_{RT2,f}$	3.75	3.9	4.05	V	VCC1 falling	P_13.9.7	
Reset Threshold Voltage RT2,r	$V_{RT2,r}$	3.85	4.0	4.15	V	VCC1 rising	P_13.9.8	
Reset Threshold Voltage RT3,f	$V_{RT3,f}$	3.15	3.3	3.45	V	VS≥4V; VCC1 falling	P_13.9.9	
Reset Threshold Voltage RT3,r	V _{RT3,r}	3.25	3.4	3.55	V	VS≥4V; VCC1 rising	P_13.9.10	
Reset Threshold Voltage RT4,f	V _{RT4,f}	2.4	2.65	2.8	V	VS≥4V; VCC1 falling	P_13.9.11	
Reset Threshold Voltage RT4,r	V _{RT4,r}	2.5	2.75	2.9	V	VS≥4V; VCC1 rising	P_13.9.12	
Reset Threshold Hysteresis	$V_{\rm RT,hys}$	70	150	250	mV	-	P_13.9.13	
VCC1 Over Voltage Detection Threshold Voltage	V _{CC1,OV,r}	5.5	_	5.8	V	¹⁾⁵⁾ rising VCC1	P_13.9.26	
VCC1 Over Voltage Detection Threshold Voltage	V _{CC1,OV,f}	5.4	_	5.7	V	⁵⁾ falling VCC1	P_13.9.27	
VCC1 OV Detection Filter Time	$t_{ m VCC1,OV_F}$	51	64	77	us	3)	P_13.9.31	

CONFIDENTIAL

Supervision Functions

Table 30 Electrical Specification (cont'd)

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol		Values			Note or	Number	
		Min.	Тур.	Max.		Test Condition		
VCC1 Short to GND Filter Time	t _{VCC1,SC}	3.2 4		4.8	ms	³⁾ blanking time during power-up, short circuit detection for VS ≥ VS,UV	P_13.9.32	
Reset Generator; Pin RSTN								
Reset Low Output Voltage	$V_{RSTN,L}$	_	0.2	0.4	V	$I_{RSTN} = 1 \text{ mA for}$ $V_{CC1} \ge 1 \text{ V \&}$ $V_{S} \ge V_{POR,f}$	P_13.9.33	
Reset High Output Voltage	$V_{RSTN,H}$	0.8 x V _{CC1}	-	V _{CC1} + 0.3 V	V	$I_{RSTN} = -20 \mu A$	P_13.9.34	
Reset Pull-up Resistor	R _{RSTN}	10	20	40	kΩ	$V_{RSTN} = 0 \text{ V}$	P_13.9.35	
Reset Filter Time	t _{RF}	4	10	26	μs	$^{3)}V_{CC1} < V_{RT1x}$ to RSTN = L see also Chapter 12.3	P_13.9.36	
Reset Delay Time (long)	t_{RD1}	8	10	12	ms	^{2) 3)} RSTN_DEL = '0' (default value)	P_13.9.37	
Reset Delay Time (reduced)	t_{RD2}	1.6	2	2.4	ms	^{2) 3)} RSTN_DEL = '1'	P_13.9.37	
/CC2 Monitoring				•	•		•	
/CC2 Undervoltage Fhreshold Voltage (falling)	V _{CC2,UV,f}	4.5		4.75	V	VCC2 falling	P_13.9.38	
/CC2 Undervoltage Fhreshold Voltage (rising)	V _{CC2,UV,r}	4.6	-	4.85	V	VCC2 rising	P_13.9.39	
/ _{CC2} Undervoltage detection nysteresis	V _{CC2,UV, hys}	70	150	250	mV	-	P_13.9.40	
/CC2 Undervoltage Detection Filter Time	t _{VCC2,UV_F}	5	10	14	us	rising and falling	P_13.9.41	
/CC2 UV Blanking Time	t _{VCC2,Blank}	3.2	4	4.8	ms	after switching on	P_13.9.42	
/CAN Monitoring								
CAN Supply undervoltage detection threshold (falling)	V _{CAN_UV,f}	4.5	-	4.75	V	VCAN falling	P_13.9.43	
CAN Supply undervoltage detection threshold (rising)	V _{CAN_UV,r}	4.6	-	4.85	V	VCAN rising	P_13.9.44	
/ _{CAN} Undervoltage detection nysteresis	V _{CAN,UV, hys}	70	150	250	mV	-	P_13.9.45	
VCAN UV detection Filter Time	t _{VCAN,UV_F}	5	10	14	μs	³⁾ VCAN rising and falling	P_13.9.46	

CONFIDENTIAL

Supervision Functions

Table 30 Electrical Specification (cont'd)

 V_S = 5.5 V to 28 V; T_j = -40°C to +150°; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol		Value	s	Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition		
Watchdog Generator / Inte	rnal Oscillat	tor		'				
Long Open Window	t_{LW}	160	200	240	ms	3)	P_13.9.4	
Internal Oscillator	$f_{CLKSBC,1}$	0.8	1.0	1.2	MHz	-	P_13.9.48	
Frequency	,							
Minimum Waiting time dur	ing SBC Fail	l-Safe Mo	de					
Min. waiting time Fail-Safe	$t_{\sf FS,min}$	80	100	120	ms	3)4)	P_13.9.4	
Power-on Reset, Over / Un	•	Protectio	on				1	
VS Power on reset rising	$V_{\rm POR,r}$	-		4.5	V	VS increasing	P_13.9.5	
VS Power on reset falling	$V_{POR,f}$	_		3	٧	VS decreasing	P_13.9.5	
VS Undervoltage Detection Threshold	V _{S,UV}	5.3		6.0	V	Supply UV threshold for VCC1 SC detection; hysteresis included	P_13.9.5	
Overtemperature Shutdow	vn ⁵⁾							
Thermal Prewarning Temperature	T_{jPW}	125	145	165	°C	$T_{\rm j}$ rising	P_13.9.5	
Thermal Shutdown TSD1	$T_{\rm jTSD1}$	170	185	200	°C	$T_{\rm j}$ rising	P_13.9.5	
Thermal Shutdown TSD2	$T_{\rm jTSD2}$	170	185	200	°C	T _j rising	P_13.9.5	
Thermal Shutdown hysteresis	$T_{\rm jTSD,hys}$		25	-	°C		P_13.9.5	
Deactivation time after thermal shutdown TSD2	t_{TSD2}	0.8	1	1.2	S	3)	P_13.9.5	

¹⁾ It is ensured that the threshold $V_{CC1,OV,r}$ is always higher than the highest regulated V_{CC1} output voltage $V_{CC1,out4}$.

- 2) The reset delay time will start when VCC1 crosses above the selected Vrtx threshold
- 3) Not subject to production test, tolerance defined by internal oscillator tolerance.
- 4) This time applies for all failure entries except a device thermal shutdown (TSD2 has a typ. 1s waiting time t_{TSD2})
- 5) Not subject to production test, specified by design.





The Serial Peripheral Interface is the communication link between the SBC and the microcontroller.

The TLE9461-3ES is supporting multi-slave operation in full-duplex mode with 16-bit and 32-bit data access (see also **Figure 49**).

The SPI behavior for the different SBC Modes is as follows:

- The SPI is enabled in SBC Init, Normal and Stop Mode
- The SPI is OFF in SBC Sleep, Restart and Fail-Safe Mode

13.1 SPI Block Description

The Control Input Word is read via the data input SDI, which is synchronized with the clock input CLK provided by the microcontroller. The output word appears synchronously at the data output SDO (see **Figure 47** with a 16-bit data access example).

The transmission cycle begins when the chip is selected by the input CSN (Chip Select Not), LOW active. After the CSN input returns from LOW to HIGH, the word that has been read is interpreted according to the content. The SDO output switches to tristate status (high impedance) at this point, thereby releasing the SDO bus for other use. The state of SDI is shifted into the input register with every falling edge on CLK. The state of SDO is shifted out of the output register after every rising edge on CLK. The SPI of the SBC is not daisy chain capable.




Figure 47 SPI Data Transfer Timing (note the reversed order of LSB and MSB shown in this figure compared to the register description)



13.2 Failure Signalization in the SPI Data Output

When the microcontroller sends a wrong SPI command to the SBC, the SBC ignores the information. Wrong SPI commands are either invalid SBC mode commands or commands which are prohibited by the state machine to avoid undesired device or system states (see below). In this case the diagnosis bit 'SPI_FAIL' is set and the SPI Write command is ignored (mostly no partial interpretation). This bit can be only reset by actively clearing it via a SPI command.

Invalid SPI Commands leading to SPI_FAIL are listed below (in this case the SPI command is ignored):

- Illegal state transitions:
 - Going from SBC Stop to SBC Sleep Mode. In this case the SBC enters SBC Restart Mode;
 - Trying to go to SBC Stop or SBC Sleep Mode from SBC Init Mode. In this case SBC Normal Mode is entered
- Uneven parity in the data bit of the WD_CTRL register. In this case the watchdog trigger is ignored and/or the new watchdog settings are ignored respectively
- In SBC Stop Mode: attempting to change any SPI settings, e.g. changing the watchdog configuration, PWM settings and HS configuration settings during SBC Stop Mode, etc.;
 - the SPI command is ignored in this case;
 - only WD trigger, returning to Normal Mode, triggering a SBC Soft Reset, and Read & Clear status registers commands are valid SPI commands in SBC Stop Mode;
 - **Note:** No failure handling is done for the attempt to go to SBC STOP Mode when all bits in the registers **BUS_CTRL_0** and **WK_CTRL_1** are cleared because the microcontroller can leave this mode via SPI
- When entering SBC Stop Mode and WK_STAT_0 and WK_STAT_1 are not cleared; SPI_FAIL will not be set
 but the INTN pin will be triggered
- Changing from SBC Stop to Normal Mode and changing the other bits of the M_S_CTRL register. The other
 modifications will be ignored
- SBC Sleep Mode: attempt to go to Sleep Mode without any wake source set, i.e. when all bits in the
 BUS_CTRL_0, WK_CTRL_1 and GPIO_CTRL registers are cleared. In this case the SPI_FAIL
 bit is set and the device enters SBC Restart Mode.
 - Even though the Sleep Mode command is not entered in this case, the rest of the command (e.g modifying VCC2) is executed but restart values apply during SBC Restart Mode;
 - **Note:** At least one wake source must be activated in order to avoid a deadlock situation in SBC Sleep Mode, i.e. the SBC would not be able to wake up anymore.
 - If the only wake source is a timer and the timer is OFF then the SBC will wake immediately from Sleep Mode and enter Restart Mode;
- Trying to set WK_MEAS when FO/GPIO is not off, i.e. FO is activated/configured or any GPIO configuration is selected
- Trying to change the FO/GPIO or WK settings in case WK_MEAS is set
- Setting a longer or equal on-time than the timer period of the respective timer
- SDI stuck at HIGH or LOW, e.g. SDI received all '0' or all '1'
- The number of received SPI clocks is not 0, 16 or 32

Note: There is no SPI fail information for unused addresses.

Signalization of the ERR Flag (high active) in the SPI Data Output (see Figure 47):

The ERR flag presents an additional diagnosis possibility for the SPI communication. The ERR flag is being set for following conditions:

CONFIDENTIAL

Serial Peripheral Interface

- in case the number of received SPI clocks is not 0 or 16 or 32
- in case RSTN is LOW and SPI frames are being sent at the same time.

Note: In order to read the SPI ERR flag properly, CLK must be low when CSN is triggered, i.e. the ERR bit is not valid if the CLK is high on a falling edge of CSN

The number of received SPI clocks is not 0, 16 or 32:

The number of received input clocks is supervised to be 0 or 16 or 32 clock cycles and the input word is discarded in case of a mismatch (0 clock cycle to enable ERR signalization). The error logic also recognizes if CLK was high during CSN edges. Both errors - 0 or 16 or 32 bit CLK mismatch or CLK high during CSN edges - are flagged in the following SPI output by a "HIGH" at the data output (SDO pin, bit ERR) before the first rising edge of the clock is received. The complete SPI command is ignored in this case.

RSTN is LOW and SPI frames are being sent at the same time:

The ERR flag will be set when the RSTN pin is triggered (during SBC Restart) and SPI frames are being sent to the SBC at the same time. The behavior of the ERR flag will be signalized at the next SPI command for below conditions:

- if the command begins when RSTN is HIGH and it ends when RSTN is LOW,
- if a SPI command will be sent while RSTN is LOW,
- If a SPI command begins when RSTN is LOW and it ends when RSTN is HIGH.

and the SDO output will behave as follows:

- always when RSTN is LOW then SDO will be HIGH,
- when a SPI command begins with RSTN is LOW and ends when RSTN is HIGH, then the SDO should be ignored because wrong data will be sent.

Note: It is possible to quickly check for the ERR flag without sending any data bits. i.e. only the CSN is pulled low and SDO is observed - no SPI Clocks are sent in this case

Note: The ERR flag could also be set after the SBC has entered SBC Fail-Safe Mode because the SPI communication is stopped immediately.



Serial Peripheral Interface



13.3 SPI Programming

For the TLE9461/71(-3)ES(V33), 7 bits are used or the address selection (BIT6...0). Bit 7 is used to decide between Read Only and Read & Clear for the status bits, and between Write and Read Only for configuration bits. For the actual configuration and status information, 8 data bits (BIT15...8) are used.

Writing, clearing and reading is done byte wise. The SPI status bits are not cleared automatically and must be cleared by the microcontroller, e.g. if the TSD2 was set due to over temperature. Some of the configuration bits will automatically be cleared by the SBC - please refer to the respective register descriptions for detailed information. In SBC Restart Mode, the device ignores all SPI communication, i.e. it does not interpreted it.

There are two types of SPI registers:

- Control registers: These registers are used to configure the SBC, e.g. SBC mode, watchdog trigger, etc.
- Status registers: These registers indicate the status of the SBC, e.g. wake events, warnings, failures, etc.

For the status registers, the requested information is given in the same SPI command in the data out (SDO). For the control registers, the status of each byte is shown in the same SPI command as well. However, configuration changes of the same register are only shown in the next SPI command (configuration changes insdide the SBC become valid only after CSN chages from low to high).

Writing of control registers is possible in SBC Init and Normal Mode. During SBC Stop Mode only the change to SBC Normal Mode and triggering the watchdog is allowed as well as reading and clearing the status registers. Certain SPI control bits used to configure device functionality can be locked to avoid unintentional bit modification. The respective bit type is 'rwl'. There are two levels of configuration locks:

- CFG_LOCK_0 in the HW_CTRL_1 is the level 0 lock mechanism: The bits CP_EN and GPIO can be locked.
 In case the configuration must be changed then CFG_LOCK_0 must be cleared first
- **CFG_LOCK_1** in the **HW_CTRL_2** is the level 1 lock mechnism: All other lockable bits with the type 'rwl' are locked and can only be modified at the next device power up

No status information can be lost, even if a bit changes right after the first 7 SPI clock cycles before the SPI frame ends. In this case the status information field will be updated with the next SPI command. However, the flag is already set in the relevant status register.

The SBC status information from the SPI status registers is transmitted in a compressed format with each SPI response on SDO in the so-called Status Information Field register (see also **Figure 48**). The purpose of this register is to quickly signal changes in the SPI status registers to the microcontroller. This means that the microcontroller only needs to read registers which have changed.

Each bit in the Status Information Field represents a SPI status register (see **Table 31**). As soon as one bit is set in one of the status registers, the corresponding bit in the Status Information Field register will be set. Only the most important registers are represented in the Status Information Field, e.g. the register **WK_LVL_STAT** is not included.

For example if bit 0 in the Status Information Field is set to '1', one or more bits of the register 100 0001 (SUP_STAT_0) are set to 1. Then this register needs to be read with a second SPI command. The bit in the Status Information Field will be set to 0 when all bits in the register 100 0001 have been reset to '0'.



Table 31 Status Information Field

Bit in Status Information Field	Corresponding Address Bit	Status Register Description
0	100 0001	SUP_STAT_0 - Supply Status: POR, VCC2 fail, VCC1 fail
1	100 0010	THERM_STAT - Thermal Protection Status
2	100 0011	DEV_STAT- Device Status: Mode before wake/failure, WD Fail, SPI Fail, Failure
3	100 0100	BUS_STAT - Bus Failure Status: CAN;
4	100 0110 100 0111	WK_STAT_0, WK_STAT_1 - Wake Source Status; Status bit is a combinational OR of both registers
5	100 0000	SUP_STAT_1: VS_UV, VCC1_WARN/OV
6	101 0100	GPIO_OC_STAT: GPIO over current
7	101 0101	GPIO_OL_STAT: GPIO open load




Figure 48 SPI Operation Mode

The operation of the 16-bit and 32-bit SPI data access is shown in Figure 49.

The 32-bit SPI data access is only available for the Selective Wake register addresses 010 0000 to 011 1111.



The TLE9461-3ES tolerates reserved register access, i.e. registers that do not exist. In this case the next existing register address is accessed. If the available address space is exceeded during a SPI command, e.g. higher than address '011 1111', then the addresses above are ignored and the return value is '0x00' for those addresses.




Figure 49 Data access for 16- and 32-bit SPI commands

13.4 SPI Bit Mapping

The following figures show the mapping of the registers and the SPI bits of the respective registers.

The Control Registers '000 0000' to '001 1110' are Read/Write Register. The registers '010 0000' to '011 1111' are dedicated control registers for CAN Partial Networking (=Selective Wake). Depending on bit 7 the bits are only read (setting bit 7 to '0') or also written (setting bit 7 to '1'). The new setting of the bit after a write can be seen with a new read / write command.

The registers '100 0000' to '111 1110' are Status Registers and can be read or read with clearing the bit (if possible) depending on bit 7. To clear a Data Byte of one of the Status Registers bit 7 must be set to 1. The registers <code>WK_LVL_STAT</code>, and <code>FAM_PROD_STAT</code>, <code>SWK_OSC_CAL_H_STAT</code>, <code>SWK_OSC_CAL_L_STAT</code>, <code>SWK_STAT</code>, <code>SWK_ECNT_STAT</code>, <code>SWK_CDR_STAT1</code>, <code>SWK_CDR_STAT2</code> are an exception as they show the actual voltage level at the respective WK pin (LOW/HIGH), or a fixed family/ product ID respectively and can thus not be cleared. It is recommended for proper diagnosis to clear respective status bits for wake events or failure. However, in general it is possible to enable drivers without clearing the respective failure flags.

When changing to a different SBC Mode, certain configurations bits will be cleared automatically or modified:

- The SBC Mode bits are updated to the actual status, e.g. when returning to Normal Mode
- When changing to a low-power mode (Stop/Sleep), the diagnosis bits of the switches and transceivers are not cleared. FO will stay activated if it was triggered before.
- When changing to SBC Stop Mode, the CAN control bits will not be modified.
- When changing to SBC Sleep Mode, the CAN control bits will be modified if they were not OFF or wake capable before.
- VCC2 will stay on when going to Sleep-/Stop Mode (configuration can only be done in Normal Mode). Diagnosis is active (OT). In case of a failure the switch is turned off and no wake-up is issued
- The configuration bits for VCC2 in stand-alone configuration are cleared in SBC Restart Mode. FO will stay activated if it was triggered before. Depending on the respective configuration, CAN transceivers will be either OFF, woken or still wake capable.



Note: The detailed behavior of the respective SPI bits and control functions is described in **Chapter 13.5**, **Chapter 13.6**.and in the respective module chapter. The bit type be marked as 'rwh' in case the SBC will modify respective control bits.




Figure 50 SPI Register Mapping Structure

The detailed register mappings for control registers and status registers are shown in **Table 32** and **Table 35** respectively.

The detailed SPI bit mapping overview is shown in Figure 51.



	15	14	13	12	11	10	9	8	7	6
Register Short Name	D7	D0	55	Data Bit 158	D.O.	D2	5.	D.0	Access	Add
	DΓ	D6	D5		D3	D2	D1	D0	Mode	A6.
			CC	NTROL RE				1/22/ 27 2		
M_S_CTRL	MODE_1	MODE_0	reserved	VCC2_ON_1	VCC2_ON_0	VCC1_OV_RST	VCC1_RT_1	VCC1_RT_0	read/write	0000
HW_CTRL_0 WD_CTRL	CHECKSUM	OFT_RESET_RST WD_STM_EN_0	FO_ON WD_WIN	WD_EN_WK_BUS	reserved	WD_TIMER_2	WD_TIMER_1	CFG1 WD_TIMER_0	read/write read/write	0000
BUS_CTRL_0	reserved	reserved	reserved	reserved	reserved	CAN_2	CAN_1	CAN_0	read/write	000
WK_CTRL_0	reserved	TIMER WK EN	reserved	reserved	reserved	WD_STM_EN_1	reserved	reserved	read/write	000
WK CTRL 1	INT GLOBAL	reserved	WK MEAS	reserved	reserved	reserved	reserved	WK EN	read/write	000
WK_PUPD_CTRL	GPIO_WK_PUPD_1	GPIO_WK_PUPD_0	reserved	reserved	reserved	reserved	WK_PUPD_1	WK_PUPD_0	read/write	000
BUS_CTRL_3	reserved	reserved	reserved	CAN_FLASH	reserved	reserved	reserved	reserved	read/write	000
TIMER_CTRL	reserved	TIMER_ON_2	TIMER_ON_1	TIMER_ON_0	TIMER_PER_3	TIMER PER 2	TIMER_PER_1	TIMER_PER_0	read/write	000
HW_CTRL_1	RSTN_HYS	reserved	TSD2_DEL	RSTN_DEL	CFG_LOCK_0	reserved	reserved	reserved	read/write	000
HW_CTRL_2	reserved	reserved	reserved	I_PEAK_TH	reserved	reserved	reserved	CFG LOCK 1	read/write	000
GPIO_CTRL PWM_CTRL	PWM DC 7	PWM DC 6	PWM DC 5	PWM DC 4	PWM DC 3	PWM_DC_2	PWM DC 1.	PWM DC 0	read/write read/write	001
PWM FREQ CTRL	reserved	reserved	reserved	reserved	reserved	reserved	PWM FREQ 1	PWM FREQ 0	read/write	001
HW CTRL 3	reserved	reserved	reserved	reserved	reserved	TSD THR	ICC1 LIM ADJ 1	ICC1 LIM ADJ 0	read/write	001
SYS_STAT_CTRL_0	SYS_STAT_7	SYS_STAT_6	SYS_STAT_5	SYS_STAT_4	SYS_STAT_3	SYS_STAT_2	SYS_STAT_1	SYS_STAT_0	read/write	001
SYS_STAT_CTRL_1	SYS_STAT_15	SYS_STAT_14	SYS_STAT_13	SYS_STAT_12	SYS_STAT_11	SYS_STAT_10	SYS_STAT_9	SYS_STAT_8	read/write	001
			SELE	CTIVE WAKE	REGISTERS					
SWK_CTRL	OSC_CAL	TRIM_EN_1	TRIM_EN_0	CANTO_MASK	reserved	reserved	reserved	CFG_VAL	read/write	010
SWK_BTL0_CTRL	TBIT_7	TBIT_6	TBIT_5	TBIT_4	TBIT_3	TBIT_2	TBIT_1	TBIT_0	read/write	010
SWK_BTL1_CTRL	reserved	reserved	SP_5	SP_4	SP_3	SP_2	SP_1	SP_0	read/write	010
SWK_ID3_CTRL	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	read/write	010
SWK_ID2_CTRL	ID20	ID19	ID18	ID17	ID16	ID15	ID14	ID13	read/write	010
SWK_ID1_CTRL SWK_ID0_CTRL	ID12	ID11 ID4	ID10 ID3	ID9 ID2	ID8 ID1	ID/	ID6 RTR	ID5 IDE	read/write read/write	010
SWK_IDU_CTRL	MASK ID28	MASK ID27	MASK ID26	MASK ID25	MASK ID24	MASK ID23	MASK ID22	MASK ID21	read/write	010
SWK MASK ID2 CTRL	MASK ID20	MASK ID19	MASK ID18	MASK ID17	MASK ID16	MASK ID15	MASK ID14	MASK ID13	read/write	010
SWK MASK ID1 CTRL	MASK ID12	MASK ID11	MASK ID10	MASK ID9	MASK ID8	MASK ID7	MASK ID6	MASK ID5	read/write	010
SWK_MASK_ID0_CTRL	reserved	MASK_ID4	MASK_ID3	MASK_ID2	MASK_ID1	MASK_ID0	reserved	reserved	read/write	010
SWK_DLC_CTRL	reserved	reserved	reserved	reserved	DLC_3	DLC 2	DLC_1	DLC_0	read/write	010
SWK_DATA7_CTRL	DATA7_7	DATA7_6	DATA7_5	DATA7_4	DATA7_3	DATA7_2	DATA7_1	DATA7_0	read/write	010
SWK_DATA6_CTRL	DATA6_7	DATA6_6	DATA6_5	DATA6_4	DATA6_3	DATA6_2	DATA6_1	DATA6_0	read/write	010
SWK_DATA5_CTRL	DATA5_7 DATA4_7	DATA5_6 DATA4_6	DATA5_5 DATA4_5	DATA5_4 DATA4_4	DATA5_3 DATA4_3	DATA5_2 DATA4_2	DATA5_1 DATA4_1	DATA5_0 DATA4_0	read/write read/write	010
SWK_DATA4_CTRL SWK_DATA3_CTRL	DATA4_7	DATA4_6	DATA4_5	DATA4_4 DATA3_4	DATA4_3 DATA3_3	DATA4_2 DATA3_2	DATA4_1 DATA3_1	DATA4_0	read/write	010
SWK DATA2 CTRL	DATA2 7	DATA2 6	DATA2 5	DATA2 4	DATA2 3	DATAS 2	DATA2 1	DATA2 0	read/write	011
SWK DATA1 CTRL	DATA1 7	DATA1 6	DATA1 5	DATA1 4	DATA1 3	DATA1 2	DATA1 1	DATA1 0	read/write	011
SWK_DATA0_CTRL	DATA0_7	DATA0_6	DATA0_5	DATA0_4	DATA0_3	DATA0_2	DATA0_1	DATA0_0	read/write	011
SWK_CAN_FD_CTRL	reserved	reserved	DIS_ERR_CNT	RX_FILT_BYP	FD_FILTER_2	FD_FILTER_1	FD_FILTER_0	CAN_FD_EN	read/write	011
		SELEC	TIVE WAKE	TRIM & CONF	IGURATIONS	SREGISTERS	8			
SWK_OSC_TRIM_CTRL	TRIM_OSC_7	TRIM_OSC_6	TRIM OSC 5	TRIM OSC 4	TRIM OSC 3	TRIM OSC 2	TRIM_OSC_1	TRIM OSC 0	read/write	011
SWK_OPT_CTRL	RX_WK_SEL	reserved	reserved	TRIM_OSC_12	TRIM_OSC_11	TRIM_OSC_10	TRIM_OSC_9	TRIM_OSC_8	read/write	011
SWK_OSC_CAL_H_STAT SWK_OSC_CAL_L_STAT	OSC_CAL_H_7 OSC_CAL_L_7	OSC CAL H 6	OSC CAL H 5	OSC CAL H 4	OSC CAL H 3	OSC_CAL_H_2 OSC_CAL_L_2	OSC_CAL_H_1 OSC_CAL_L_1	OSC_CAL_H_0 OSC_CAL_L_0	read read	011
SWK_OSC_CAL_L_STAT	reserved	CSC CAL L 6	rosoryod	COCCAL L 4	SELFILT 1	SELFILT 0	roconyod	CDR EN	read/write	011
SWK_CDR_CTRL2	reserved	reserved	reserved	reserved	reserved	reserved	SEL_OSC_CLK_1	SEL OSC CLK 0		011
SWK_CDR_LIMIT_HIGH_CTRL	CDR LIM H 7	CDR LIM H 6	CDR LIM H 5	CDR LIM H 4	CDR LIM H 3		CDR LIM H 1	CDR LIM H 0	read/write	011
SWK_CDR_LIMIT_LOW_CTRL	CDR_LIM_L_7	CDR_LIM_L_6	CDR_LIM_L_5	CDR_LIM_L_4	CDR_LIM_L_3	CDR_LIM_L_2	CDR_LIM_L_1	CDR_LIM_L_0	read/write	011
			:	STATUS REG	ISTERS					
SUP_STAT_1	reserved	VS_UV	reserved	reserved	reserved	reserved	VCC1_OV	VCC1_WARN	read/clear	100
SUP_STAT_0	POR	reserved	reserved	VCC2_OT	VCC2_UV	VCC1_SC	reserved	VCC1_UV	read/clear	100
THERM_STAT	reserved	reserved	reserved	reserved	TSD2_SAFE	TSD2	TSD1	TPW	read/clear	100
DEV_STAT	DEV_STAT_1	DEV_STAT_0	reserved	CANTO	WD_FAIL_1	WD_FAIL_0	SPI_FAIL	FAILURE	read/clear read/clear	100
BUS_STAT WK_STAT_0	reserved	reserved	CAN WU	TIMER WU	SYSERR	CAN_FAIL_1	CAN_FAIL_0	VCAN_UV WK WU	read/clear	100
WK_STAT_0 WK STAT 1	reserved	reserved	reserved	GPIO WK WU	reserved	reserved	reserved	reserved	read/clear	100
WK_STAT_T WK LVL STAT	SBC DEV LVL	CFG0 STATE	reserved	GPIO LVL	reserved	reserved	reserved	WK LVL	read	100
GPIO_OC_STAT	reserved	GPIO_HS_OC	reserved	reserved	reserved	reserved	reserved	reserved	read/clear	101
GPIO_OL_STAT	reserved	GPIO_HS_OL	reserved	reserved	reserved	reserved	reserved	reserved	read/clear	101
			SELECTIV	E WAKE STA	TUS REGIST	ERS				
	reserved	SYNC	reserved	reserved	CANSIL	SWK_SET	WUP	WUF	read	111
SWK_STAT	reserved	reserved	ECNT_5	ECNT_4	ECNT_3	ECNT_2	ECNT_1	ECNT_0	read	111
SWK_ECNT_STAT			N AVG 9	N AVG 8	N_AVG_7	N_AVG_6	N_AVG_5	N_AVG_4	read	111
SWK_ECNT_STAT SWK_CDR_STAT1	N_AVG_11	N_AVG_10			roos	F005			no - d	
SWK_ECNT_STAT	N_AVG_11 N_AVG_3	N_AVG_10	N_AVG_1	N_AVG_0	reserved	reserved	reserved	reserved	read	111
SWK_ECNT_STAT SWK_CDR_STAT1			N_AVG_1		reserved	reserved R S PROD 2	reserved PROD_1	reserved PROD 0	read	111

Figure 51 Detailed TLE9461-3ES SPI Bit Mapping



13.5 SPI Control Registers

READ/WRITE Operation (see also **Chapter 13.3**):

- The 'POR / Soft Reset Value' defines the register content after POR or SBC Reset.
- The 'Restart Value' defines the register content after SBC Restart, where 'x' means the bit is unchanged.
- One 16-bit SPI command consist of two bytes:
 - the 7-bit address and one additional bit for the register access mode and
 - following the data byte

The numbering of following bit definitions refers to the data byte and correspond to the bits D0...D7 and to the SPI bits 8...15. In case of 32-bit SPI commands, the databytes from the next valid address are accessed (see also **Figure 49**)

- There are four different bit types:
 - 'r' = READ: read only bits (or reserved bits)
 - 'rw' = READ/WRITE: readable and writable bits
 - 'rwh' = READ/WRITE/Hardware: readable/writable bits, which can also be modified by the SBC hardware
 - 'rwl' = READ/WRITE/LOCKED: readable/writable bits, which are locked and cannot be modified anymore once the bit CFG_LOCK_0 in the HW_CTRL_1 or CFG_LOCK_1 in the HW_CTRL_2 register are set. The locking mechanism will remain active for all conditions (incl. Soft Reset) unless the bit CFG_LOCK_0 (for CP_EN or GPIO only) is cleared again; for bits relating to CFG_LOCK_1 the locking mechanism will remain active until the decice is powered down (VS < V_{POR.f}) and can only be changed at the next device power-up.
- Reserved bits are marked as "Reserved" and always read as "0". The respective bits shall also be programmed as "0".
- Reading a register is done byte wise by setting the SPI bit 7 to "0" (= Read Only).
- Writing to a register is done byte wise by setting the SPI bit 7 to "1".
- SPI control bits are in general not cleared or changed automatically. This must be done by the
 microcontroller via SPI programming. Exceptions to this behavior are stated at the respective register
 description and the respective bit type is marked with a 'h' meaning that the SBC is able to change the
 register content.

The registers are addressed wordwise.

Table 32 Register Overview: SPI Control Register

Register Short Name	Register Long Name	Offset Address	Reset Value			
General Control Registers						
M_S_CTRL	Mode- and Supply Control	000 0001 _B	Page 132			
HW_CTRL_0	Hardware Control 0	000 0010 _B	Page 133			
WD_CTRL	Watchdog Control	000 0011 _B	Page 134			
BUS_CTRL_0	Bus Control 0	000 0100 _B	Page 135			
WK_CTRL_0	Internal Wake Input Control	000 0110 _B	Page 136			
WK_CTRL_1	External Wake Source Control	000 0111 _B	Page 136			

Serial Peripheral Interface



 Table 32
 Register Overview: SPI Control Register (cont'd)

Register Short Name	Register Long Name	Offset Address	Reset Value
WK_PUPD_CTRL	Wake Input Level Control	000 1000 _B	Page 137
BUS_CTRL_3	Bus Control 3	000 1011 _B	Page 138
TIMER_CTRL	Timer Control and Selection	000 1100 _B	Page 138
HW_CTRL_1	Hardware Control 1	000 1110 _B	Page 139
HW_CTRL_2	Hardware Control 2	000 1111 _B	Page 140
GPIO_CTRL	GPIO Configuration Control	001 0111 _B	Page 141
PWM_CTRL	PWM Configuration Control	001 1000 _B	Page 142
PWM_FREQ_CTRL	PWM Frequency Configuration Control	001 1100 _B	Page 142
SYS_STATUS_CTRL_0	System Status Control Low Byte	001 1110 _B	Page 142
SYS_STATUS_CTRL_1	System Status Control High Byte	001 1111 _B	Page 143
Selective Wake Control I	Registers		
SWK_CTRL	CAN Selective Wake Control	010 0000 _B	Page 144
SWK_BTL0_CTRL	SWK Bit Timing Logic Control1	010 0001 _B	Page 145
SWK_BTL1_CTRL	SWK Bit Timing Logic Control2	010 0010 _B	Page 145
SWK_ID3_CTRL	SWK WUF Identifier bits 2821	010 0011 _B	Page 145
SWK_ID2_CTRL	SWK WUF Identifier bits 2013	010 0100 _B	Page 146
SWK_ID1_CTRL	SWK WUF Identifier bits 125	010 0101 _B	Page 146
SWK_IDO_CTRL	SWK WUF Identifier bits 40	010 0110 _B	Page 146
SWK_MASK_ID3_CTRL	SWK WUF Identifier Mask bits 2821	010 0111 _B	Page 147
SWK_MASK_ID2_CTRL	SWK WUF Identifier Mask bits 2013	010 1000 _B	Page 147
SWK_MASK_ID1_CTRL	SWK WUF Identifier Mask bits 125	010 1001 _B	Page 147
SWK_MASK_IDO_CTRL	SWK WUF Identifier Mask bits 40	010 1010 _B	Page 148
SWK_DLC_CTRL	SWK Frame Data Length Code Control	010 1011 _B	Page 148
SWK_DATA7_CTRL	SWK Data7 Register	010 1100 _B	Page 148
SWK_DATA6_CTRL	SWK Data6 Register	010 1101 _B	Page 149
SWK_DATA5_CTRL	SWK Data5 Register	010 1111 _B	Page 149
SWK_DATA4_CTRL	SWK Data4 Register	010 1111 _B	Page 149
SWK_DATA3_CTRL	SWK Data3 Register	011 0000 _B	Page 150
SWK_DATA2_CTRL	SWK Data2 Register	011 0001 _B	Page 150
SWK_DATA1_CTRL	SWK Data1 Register	011 0010 _B	Page 150
SWK_DATA0_CTRL	SWK Data0 Register	011 0011 _B	Page 150
SWK_CAN_FD_CTRL	CAN FD Configuration Control Register	011 0100 _B	Page 151
SWK_OSC_TRIM_CTRL	SWK Oscillator Trimming Register	011 1000 _B	Page 152
SWK_OPT_CTRL	Selective Wake Options Register	011 1001 _B	Page 152
SWK_OSC_CAL_H_STAT	SWK Oscillator Calibration High Register	011 1010 _B	Page 153
SWK_OSC_CAL_L_STAT	SWK Oscillator Calibration Low Register	011 1011 _B	Page 153



Serial Peripheral Interface

 Table 32
 Register Overview: SPI Control Register (cont'd)

Register Short Name	Register Long Name	Offset Address	Reset Value	
SWK_CDR_CTRL1	CDR Control 1 Register	011 1100 _B	Page 153	
SWK_CDR_CTRL2	CDR Control 2 Register	011 1101 _B	Page 154	
SWK_CDR_LIMIT_HIGH _CTRL	SWK CDR Upper Limit Control	V	011 1110 _B	Page 155
SWK_CDR_LIMIT_LOW_	SWK CDR Lower Limit Control		011 1111 _B	Page 155





13.5.1 General Control Registers

M_S_CTRL

Mode- and Supply Control (Address 000 0001_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0000 00xx_B

7	6	5	4	3	2	1	0
МО	DDE	Reserved	VCC2	ON	VCC1_OV_RS T	VCC	1_RT
rw	vh	r	rw	h 🛌	rwh	r	W

Field	Bits	Type	Description
MODE	7:6	rwh	SBC Mode Control 00 _B , SBC Normal Mode 01 _B , SBC Sleep Mode 10 _B , SBC Stop Mode 11 _B , SBC Reset: Soft Reset is executed (configuration of RSTN triggering in bit SOFT_RESET_RST)
Reserved	5	r	Reserved, always reads as 0
VCC2_ON	4:3	rwh	VCC2 Mode Control 00 _B , VCC2 off 01 _B , VCC2 on in Normal Mode 10 _B , VCC2 on in Normal and Stop Mode 11 _B , VCC2 always on (except in SBC Init - if not in SBC Development Mode, SBC Restart and Fail-Safe Mode)
VCC1_OV_R ST	2	rwh	VCC1 Over Voltage leading to Restart / Fail-Safe Mode enable 0 _B , VCC1_ OV is set in case of VCC1_OV; no SBC Restart or Fail-Safe is entered for VCC1_OV 1 _B , VCC1_ OV is set in case of VCC1_OV; depending on the device configuration SBC Restart or SBC Fail-Safe Mode is entered (see Chapter 5.1.1);
VCC1_RT	1:0	rw	$\begin{array}{c} \textbf{VCC1 Reset Threshold Control} \\ 00_{B} \text{, Vrt1 selected (highest threshold)} \\ 01_{B} \text{, Vrt2 selected} \\ 10_{B} \text{, Vrt3 selected} \\ 11_{B} \text{, Vrt4 selected} \\ \end{array}$

- 1. It is not possible to change from Stop to Sleep Mode via SPI Command. See also the State Machine Chapter
- 2. In a transition from SBC Stop to SBC Normal Mode a change of the bits [4:0] is ignored and the SPI_FAIL bit is set. The transition to SBC Normal Mode is executed.
- 3. After entering SBC Restart Mode, the MODE bits will be automatically set to SBC Normal Mode. The VCC2_ON bits will be automatically set to OFF after entering SBC Restart Mode and after OT.



Serial Peripheral Interface

- 4. The SPI output will always show the previously written state with a Write Command (what has been programmed before)
- 5. When in SBC Software Development Mode the POR/Soft Reset value of VCC2_ON = '11', i.e. VCC2 is on in SBC Init Mode

HW_CTRL_0 Hardware Control 0 (Address 000 0010_B) POR / Soft Reset Value: 0000 0000_R; Restart Value: 0x00 0x0x_B

3 2 0 1 SOFT_RESET Reserved FO_ON Reserved CP_EN Reserved CFG1 _RST rwl rwh r rwl rw

Field	Bits	Туре	Description				
Reserved	7	r	Reserved, always reads as 0				
SOFT_RESE T_RST	6	rwl	Soft Reset Configuration 0 _B , RST will be triggered (pulled low) during a Soft Reset 1 _B , no RST trigger during a Soft Reset				
FO_ON	5	rwh	Failure Output Activation 0 _B , FO not activated by software, FO will be be activated by specified failures (see Chapter 11.1.1) 1 _B , FO activated by software (via SPI), only if configured as FO				
Reserved	4:3	r	Reserved, always reads as 0				
CP_EN	2	rwl	Charge Pump Output Enable 0 _B , Charge Pump is OFF 1 _B , Charge Pump Output is enabled (see Chapter 5)				
Reserved	1	r	Reserved, always reads as 0				
CFG1	0	rw	Configuration Select 1 (see also Table 5) 0 _B , Depending on hardware configuration, SBC Restart or Fail-Safe Mode is reached after the 2. watchdog trigger failure (=default) - Config 3/4 1 _B , Depending on hardware configuration, SBC Restart or Fail-Safe Mode is reached after the 1. watchdog trigger failure - Config 1/2				

- 1. Clearing the FO_ON bit will not disable the FO outputs in case a failure occurred which triggered the FO outputs. In this case the FO outputs have to be disabled by clearing the FAILURE bit.

 If the FO_ON bit is set by the software then it will be cleared by the SBC after SBC Restart Mode was entered and the FO outputs will be disabled (if no failures occured which triggered the fail outputs). See also Chapter 11 for FO activation and deactivation.
- 2. In case the CFG_LOCK_1 bit is set, then the soft reset value for SOFT_RESET_RST will stay unchanged, i.e. 'x'; the same applies if CFG_LOCK_0 is set: then the soft reset value of the bit CP_EN will stay unchanged, i.e. 'x'.

Light CAN SBC Family

TLE9461-3ES



Serial Peripheral Interface

WD_CTRL

Watchdog Control (Address 000 0011_B)

POR / Soft Reset Value: 0001 0100_B; Restart Value: x0xx 0100_B

7	6	5	4	3	2	1	0
CHECKSUM	WD_STM_EN _0	WD_WIN	WD_EN_WK_ BUS	Reserved	V	WD_TIMER	
rw	rwh	rw	rwh	r		rwh	

Field	Bits	Type	Description
CHECKSUM	7	rw	Watchdog Setting Check Sum Bit The sum of bits 7:0 needs to have even parity (see Chapter 12.2.3) 0 _B , Counts as 0 for checksum calculation 1 _B , Counts as 1 for checksum calculation
WD_STM_ EN_0	6	rwh	Watchdog Deactivation during Stop Mode, bit 0 (Chapter 12.2.4) 0 _B , Watchdog is active in Stop Mode 1 _B , Watchdog is deactivated in Stop Mode
WD_WIN	5	rw	Watchdog Type Selection 0 _B , Watchdog works as a Time-Out watchdog 1 _B , Watchdog works as a Window watchdog
WD_EN_ WK_BUS	4	rwh	$\begin{array}{c} \textbf{Watchdog Enable after Bus (CAN) Wake in SBC Stop Mode} \\ 0_{B} \text{, Watchdog will not start after a CAN wake} \\ 1_{B} \text{, Watchdog starts with a long open window after CAN Wake} \end{array}$
Reserved	3	r	Reserved, always reads as 0
WD_TIMER	2:0	rwh	$\begin{array}{c} \textbf{Watchdog Timer Period} \\ 000_{\text{B}} \text{ ,} 10\text{ms} \\ 001_{\text{B}} \text{ ,} 20\text{ms} \\ 010_{\text{B}} \text{ ,} 50\text{ms} \\ 011_{\text{B}} \text{ ,} 100\text{ms} \\ 100_{\text{B}} \text{ ,} 200\text{ms} \\ 101_{\text{B}} \text{ ,} 500\text{ms} \\ 111_{\text{B}} \text{ ,} 1000\text{ms} \\ 111_{\text{B}} \text{ ,} 10000\text{ms} \end{array}$

- 1. See also **Chapter 12.2.4** for more information on disabling the watchdog in SBC Stop Mode.
- 2. See **Chapter 12.2.5** for more information on the effect of the bit WD_EN_WK_BUS.
- 3. See **Chapter 12.2.3** for calculation of checksum.

Serial Peripheral Interface



BUS_CTRL_0
Bus Control 0 (Address 000 0100_B)

-	5.	
POR / Soft Reset Value:	0000 0000 _B ; Restart	Value: 0000 00yyy _B

7	6	5	4	3	2	1	0
		Reserved		7	CAN		
		1				·	
		r				rwh	

Field	Bits	Туре	Description
Reserved	7:3	r	Reserved, always reads as 0
CAN	2:0	rwh	HS-CAN Module Modes (CAN_2 is rw type)
			000 _B , CAN OFF
			001 _B , CAN is wake capable (no SWK)
			010 _B , CAN Receive Only Mode (no SWK)
			011 _B , CAN Normal Mode (no SWK)
			100 _B , CAN OFF
			101 _B , CAN is wake capable with SWK
			110 _B , CAN Receive Only Mode with SWK
			111 _B , CAN Normal Mode with SWK

- 1. The reset values for the CAN transceivers are marked with 'y' because they will vary depending on the cause of change see below.
- 2. see Figure 27 for detailed state changes of CAN Transceiver for different SBC modes.
- 3. The bit CAN_2 is not modified by the SBC but can only be changed by the user. Therefore, the bit type is 'rw' compared to bits CAN_0 and CAN_1.
- 4. In case SYSERR = 0 and the CAN transceiver is configured to 'x11' while going to SBC Sleep Mode, it will be automatically set to wake capable ('x01'). The SPI bits will be changed to wake capable. If configured to 'x10' and SBC Sleep Mode is entered, then the transceiver is set to wake capable, while it will stay in Receive Only Mode when it had been configured to 'x10' when going to SBC Stop Mode. If it had been configured to wake capable or OFF then the mode will remain unchanged. The Receive Only Mode has to be selected by the user before entering SBC Stop Mode. Please refer to Chapter 5.5.4 for detailed information on the Selective Wake mode changes.
- 5. Failure Handling Mechanism: When the device enters Fail-Safe Mode due to a failure (TSD2, WD-Failure,...), then **BUS_CTRL_0** is modified by the SBC to '0000 0001' to ensure that the device can be woken again. See also the description of **WK_CTRL_1** for other wake sources when entering SBC Fail-Safe Mode.
- 6. When in SBC Software Development Mode the POR/Soft Reset value of CAN = '011'

Serial Peripheral Interface



WK_CTRL_0 Internal Wake Input Control (Address 000 0110_B) POR / Soft Reset Value: 0000 0000_B;

Restart Value: 0x00 0000_B

7	6	5	4	3	2	1	0
Reserved	TIMER_WK_E N		Reserved		WD_STM_EN _1	Rese	rved
r	rw		r		rwh	r	ſ

Field	Bits	Туре	Description
Reserved	7	r	Reserved, always reads as 0
TIMER_WK_ EN	6	rw	Timer Wake Source Control (for cyclic wake) 0 _B , Timer wake disabled 1 _B , Timer is enabled as a wake source
Reserved	5:3	r	Reserved, always reads as 0
WD_STM_ EN_1	2	rwh	Watchdog Deactivation during Stop Mode, bit 1 (Chapter 12.2.4) 0 _B , Watchdog is active in Stop Mode 1 _B , Watchdog is deactivated in Stop Mode
Reserved	1:0	r	Reserved, always reads as 0

WK_CTRL_1

External Wake Source Control (Address 000 0111_B)

POR / Soft Reset Value: 0000 0001_B; Restart Value: x0x0 000x_B

7	6	5	4	3	2	1	0
INT_GLOBAL	Reserved	WK_MEAS		Reser	ved		WK_EN
rw	r	rw		r			rw

Field	Bits	Туре	Description			
INT_ GLOBAL	7	rw	Global Interrupt Configuration (see also Chapter 10.1) 0 _B , Only wake sources trigger INTN (default) 1 _B , All status information register bits will trigger INTN (including all wake sources)			
Reserved	6	r	Reserved, always reads as 0			
WK_MEAS	5	rw	Wake / Voltage Sensing Selection (see also Chapter 9.2.4) 0 _B , Wake functionality enabled for WK 1 _B , Voltage sesing functionality enabled, no wake-up events are generated			
Reserved	4:1	r	Reserved, always reads as 0			



Restart Value: xx00 00xx_R

Serial Peripheral Interface

Field	Bits	Туре	Description
WK_EN	0	rw	WK Wake Source Control
			0_B , WK wake disabled1_B , WK is enabled as a wake source

Notes

- 1. WK_MEAS is by default configured for standard WK functionality (static wake on WK). If WK_MEAS is set and FO is not activated then the bits WK_EN and GPIO_CTRL are ignored. If FO is activate then WK_MEAS cannot be set to '1 and SPI_Fail is set. If the bit is set to '1' then the measurement function is enabled during Normal Mode & the bits WK_EN are ignored. The bits WK_LVL and GPIO_LVL bits are not upsted and are reset.
- 2. The wake sourc CAN is selected in the register **BUS_CTRL_0** by setting the respective bits to 'wake capable'
- 3. Failure Handling Mechanism: When the device enters SBC Fail-Safe Mode due to a failure (TSD2, WD-Failure,...) and WK_MEAS = '0', then WK_CTRL_1 is modified by the SBC to 'x0x0 0001' in order to ensure that the device can be woken again. In case WK_MEAS is '1' then WK will not be available as an automatic wake source in SBC Fail-Safe Mode.

WK_PUPD_CTRL Wake Input Level Control (Address 000 1000_B) POR / Soft Reset Value: 0000 0000_B;

7 6	5	4 3	2	1	0
GPIO_WK_PUPD		Reserved	WK_PUPD		PUPD
rw		r		r	M/

Field	Bits	Туре	Description
GPIO_WK_P UPD			GPIO WK Pull-Up / Pull-Down Configuration (only if GPIO configured as WK) 00 _B , No pull-up / pull-down selected 01 _B , Pull-down resistor selected 10 _B , Pull-up resistor selected
Reserved	5:2	r	11 _B , Automatic switching to pull-up or pull-down Reserved, always reads as 0
WK_PUPD	1:0	rw	WK Pull-Up / Pull-Down Configuration 00 _B , No pull-up / pull-down selected 01 _B , Pull-down resistor selected 10 _B , Pull-up resistor selected 11 _B , Automatic switching to pull-up or pull-down

Serial Peripheral Interface



BUS_CTRL_3 Bus Control 3 (Address 000 1011_B) POR / Soft Reset Value: 0000 0000_B;

Restart Value: 000x 0000_B

Restart Value: 0000 0000_B

7	6	5	4	3	2	1	0
	Reserved			Reserved			
	r		rw			r	

Field	Bits	Туре	Description			
Reserved	7:5	r	Reserved, always reads as 0			
CAN_Flash	4	4 rw	HS-CAN Flash Mode Activation 0 _B , Flash Mode disabled: CAN communication up to 5MBaud 1 _B , Flash Mode enabled: CAN communication for higher than 5MBaud (higher emission on CAN bus - no slew rate control)			
Reserved	3:0	r	Reserved, always reads as 0			

TIMER_CTRL

Timer Control and Selection (Address 000 1100_B)

POR / Soft Reset Value: 0000 0000_B;

7	6	5	4	3	2	1	0
Reserved		TIMER_ON		U	TIMER	_PER	
r		rwh			rw	h	_

Field	Bits	Type	Description
Reserved	7	r	Reserved, always reads as 0
TIMER_	6:4	rwh	Timer On-Time Configuration
ON			000 _B , OFF / Low (timer not running, HSx output is low)
			001 _B , 0.1ms on-time
			010 _B , 0.3ms on-time
		4.(011 _B , 1.0ms on-time
		X	100 _B , 10ms on-time
			101 _B , 20ms on-time
			110 _B , OFF / HIGH (timer not running, HSx output is high)
			111 _B , reserved



Field	Bits	Type	Description
TIMER_	3:0	rwh	Timer Period Configuration
PER			0000 _B , 10ms
			0001 _B , 20ms
			0010 _B , 50ms
			0011 _B , 100ms
			0100 _B , 200ms
			0101 _B , 500ms
			0110 _B , 1s
			0111 _B , 2s
			1000 _B , 5s
			1001 _B , 10s
			1010 _B , 20s
			1011 _B , 50s
			1100 _B , 100s
			1101 _B , 200s
			1110 _B , 500s
			1111 _B , 1000s

Notes

- 1. The timer must be first assigned and is then automatically activated as soon as the on-time is configured.
- 2. If cyclic sense is selected and the GPIO HS switch is cleared during SBC Restart Mode or and other failure condition (e.g. TSD), then also the timer settings (period and on-time) are cleared to avoid incorrect switch detection. This must be considered by the application.
- 3. in case the timer is set as wake sources and cyclic sense is running, then both cyclic sense and cyclic wake will be active at the same time.
- 4. A new timer configuration will become active immediately, i.e. as soon as CSN goes high.

HW_CTRL_1 Hardware Control 1 (Address 000 1110_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: x0xx x000_B

7	6	5	4	3	2	1	0
RSTN_HYS	Reserved	TSD2_DEL	RSTN_DEL	CFG_LOCK_0		Reserved	
rwl	r	rwl	rwl	rw		r	

Field	Bits	Туре	Description
RSTN_HYS	7	rwl	VCC1 Undervoltage Reset Hysteresis Selection (see also
			Chapter 12.5.1 for more information)
			0 _B , default hysteresis applies as specified in the electrical
			characteristics table
			1 _B , the highest rising threshold (Vrt1,r) is always used for the release of the undervoltage reset



Field	Bits	Туре	Description
Reserved	6	r	Reserved, always reads as 0
TSD2_DEL RSTN_DEL	5	rwl	TSD2 Minimum Waiting Time Selection 0 _B , Minimum waiting time until TSD2 is released again is always 1s 1 _B , Minimum waiting time until TSD2 is released again is 1s, after >16 consecutive TSD2 events, it will be extended to x64 Reset Delay Time Selection
NOTH_DEE	4	1000	0_B , The extended reset delay time t_{RD1} is selected (default) 1_B , The reduced t_{RD2} reset delay time is selected
CFG_LOCK_ 0	3	rw	Configuration Lock Bit - Level 0 0 _B , CP_EN and GPIO can be modified 1 _B , CP_EN and GPIO is locked and cannot be modified
Reserved	2:0	r	Reserved, always reads as 0

Notes

- 1. See also Chapter 12.5 for selection of VCC1 undervoltage hysteresis
- 2. See also Chapter 12.8 for minimum waiting time in case of an TSD2 event
- 3. The bit CFG_LOCK_0 is used to prevent an unintentional modification of the charge pump activation bit CP_EN and the GPIO configuration bits GPIO. In case the charge pump output state or the GPIO configuration must be changed then it is necessary to clear CFG_LOCK_0. The other lockable bits are controlled by the lock bit CFG_LOCK_1.
- 4. In case CFG_LOCK_1 bit are set, then the respective soft reset value will be like the Restart value.

$\begin{array}{l} HW_CTRL_2 \\ Hardware\ Control\ 2\ (Address\ 000\ 1111_B) \end{array}$

POR Value: 0100 0000_B; Restart Value/Soft Reset Value: 000x 000x_B

7	6	5	4	3	2	1	0
	Reserved		I_PEAK_TH	Reserv	ed	Reserved	CFG_LOCK_1
	r		rwl	r		r	rwl

Field	Bits	Туре	Description
Reserved	7:5	r	Reserved, always reads as 0
I_PEAK_TH	4	rwl	VCC1 Active Peak Threshold Selection 0 _B , low VCC1 active peak threshold selected (ICC1,peak_1) 1 _B , high VCC1 active peak threshold selected (ICC1,peak_2).
Reserved	3:2	r	Reserved, always reads as 0
Reserved	1	r	Reserved, always reads as 0



Field	Bits	Туре	Description
CFG_LOCK_	0	rwl	Configuration Lock Bit - Level 1
1			0 _B , Bits with bit type 'rwl' (except CP_EN and GPIO) can be modified
			1 _B , Bits with bit type 'rwl' (except CP_EN and GPIO) are locked and cannot be modified anymore until next device power-up.

Notes

- 1. The configuration locking becomes effective after CSN changes from LOW to HIGH once the CFG_LOCK_1 bit was set. The locking is active until the next device power-up (VS < V_POR, f), i.e. also CFG_LOCK_1 is locked in this case.
- 2. In case the CFG_LOCK_1 bit is set, then the soft reset value will be like the Restart value.

GPIO_CTRL

GPIO Configuration Control (Address 001 0111_B)

POR Value: 0000 0000_B; Restart Value/Soft Reset Value: 0000 0yyy_B

7	6	5	4	3	2	1	0
	1	Reserved				GPIO	
	1	r				rwhl	

Field	Bits	Туре	Description
Reserved	7:3	r	Reserved, always reads as 0
GPIO	2:0	rwhl	GPIO Configuration
			000 _B , FO selected (default)
			001 _B , FO selected
			010 _B , FO selected
			011 _B , High-Side controlled by TIMER (cyclic sense)
			100 _B , OFF
			101 _B , Wake input enabled (16us static filter)
			110 _B , Low-Side Switch controlled by PWM
			111 _B , High-Side Switch controlled by PWM

- 1. The Restart and Soft Reset Value depends on the respecive GPIO configuration. Therefore the bit type is also 'rwhl' and the restart value is 'y'. See also **Table 27** in **Chapter 11.1.2** for more information on the GPIO behavior for the different SBC modes and Restart behavior.
- 2. In case the **CFG_LOCK_0** bit is set, then the soft reset value will be like the Restart value.
- 3. If GPIO is configured as a wake input, then it will be a default wake source in SBC Fail-Safe Mode.




Serial Peripheral Interface

PWM_CTRL

PWM Configuration Control (Address 001 1000_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B



Field	Bits	Туре	Description
PWM_DC	7:0	rw	PWM Duty Cycle Setting (bit0 = LSB; bit7 = MSB)
			0000 0000 _B , 100% OFF, i.e. HS/LS = OFF
			xxxx xxxx _B , ON with duty cycle fraction of 255
			1111 1111 _B , 100% ON, i.e. HS/LS = OFF

Notes

- 1. 0% and 100% duty cycle settings are used to have the switch turned ON or OFF respectively.
- 2. A new duty cylce configuration will become effective after the previous period is completed

PWM_FREQ_CTRL

PWM Frequency Configuration Control (Address 001 1100_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0000 00xx_B

7	6	5	4	3	2	1	0
	Reserved						
	I.	I.		1	i i		1
	r						W

Field	Bits	Туре	Description
Reserved	7:2 r Reserved, always reads as 0		Reserved, always reads as 0
PWM_FREQ	1:0	rw	Spread Spectrum Modulation Frequency Setting
		KQ,	$00_{\rm B}$, 100 Hz configuration $01_{\rm B}$, 200 Hz configuration $10_{\rm B}$, 325 Hz configuration $11_{\rm B}$, 400 Hz configuration

Note: A frequency change will become effective after the previous period is completed

SYS_STATUS_CTRL_0

System Status Control Low Byte (Address 001 1110_B)

POR Value: 0000 0000_B;

Restart Value/Soft Reset Value: xxxx xxxx_B



CONFIDENTIAL

Serial Peripheral Interface

Field	Bits	Туре	Description
SYS_STAT_L	7:0	rw	System Status Control Low Byte (bit0=LSB; bit7=MSB)
			Dedicated byte for system configuration, access only by microcontroller. Cleared after power up and Soft Reset

Notes

- 1. The **SYS_STATUS_CTRL_0** register is an exception for the default values, i.e. it will keep its configured value also after a Soft Reset.
- 2. This byte is intended for storing system configurations of the ECU by the microcontroller and is only writable in SBC Normal Mode and readable in SBC Stop Mode. The byte is not accessible by the SBC and is also not cleared after SBC Fail-Safe, Restart Mode or after Soft Reset. It allows the microcontroller to store system configuration without loosing the data.

SYS_STATUS_CTRL_1 System Status Control High Byte (Address 001 1111_B) POR Value: 0000 0000_B;

Restart Value/Soft Reset Value: xxxx xxxx_B



Field	Bits	Туре	Description
SYS_STAT_	7:0	rw	System Status Control High Byte (bit8=LSB; bit15=MSB)
Н			Dedicated byte for system configuration, access only by microcontroller. Cleared after power up and Soft Reset

Notes

1. The SYS_STATUS_CTRL_1 register has the same function as SYS_STATUS_CTRL_0.





Restart Value: xxxx 0000_B

13.5.2 Selective Wake Control Registers

SWK_CTRL
CAN Selective Wake Control (Address 010 0000_B)
POR / Soft Reset Value: 0000 0000_B;

7	6	5	4	3	2	1	0
OSC_CAL	TRIM	1_EN	CANTO_MAS K		Reserved		CFG_VAL
rw	r	W	rw		r		rwh

Field	Bits	Туре	Description					
OSC_CAL	7	rw	Oscillator Calibration Mode 0 _B , Oscillator Calibration is disabled 1 _B , Oscillator Calibration is enabled					
00 01 10		rw	$ \begin{array}{c} \textbf{(Un)locking mechanism of oscillator recalibration} \\ 00_{\rm B} , locked \\ 01_{\rm B} , locked \\ 10_{\rm B} , locked \\ 11_{\rm B} , unlocked \\ \end{array} $					
CANTO_ MASK	4	rw	CAN Time Out Masking 0 _B , CAN time-out is masked - no interrupt (on pin INTN) is triggered 1 _B , CAN time-ut is signaled on INTN					
Reserved	3:1	r	Reserved, always reads as 0					
CFG_VAL	0	rwh	SWK Configuration valid 0 _B , Configuration is not valid (SWK not possible) 1 _B , SWK configuration valid, needs to be set to enable SWK					

- 1. TRIM_EN unlocks the oscillation calibration mode. Only the bit combination '11' is the valid unlock. The pin TXDCAN is used for oscillator synchronisation (trimming).
- 2. The microcontroller needs to validate the SWK configuration and set 'CFG_VAL' to '1'. The SBC will only enable SWK if CFG_VAL' to '1'. The bit will be cleared automatically by the SBC after a wake up or POR or if a SWK configuration data is changed by the microcontroller.
- 3. CANTO bit will only be updated inside BUS_STAT while CAN_2 is set. Therefore, an interrupt is only signaled upon occurrence of CANTO while CAN_2 (SWK is enabled) is set in SBC Normal and Stop Mode.
- 4. TRIM_EN also unlocks the writing to the SWK_OPT_CTRL register in order to enable the alternate low-power Receiver for Selective wake to optimize the quiescent current consumption. Only the bit combination '11' unlocks the calibrations / configurations.

Light CAN SBC Family

TLE9461-3ES



Serial Peripheral Interface

SWK_BTL0_CTRL

SWK Bit Timing Logic Control1 (Address 010 0001_B)

POR / Soft Reset Value: 1010 0000_R; **Restart Value: xxxx xxxx**_B

7	6	5	4	3	2	1	0
		l	_				
			1	ГВІТ			
1		1	1	i i		ii.	1
				rw			

Field	Bits	Туре	Description
TBIT	7:0	rw	Number of Time Quanta in a Bit Time
			Represents the number of time quanta in a bit time.
			Quanta is depending on SEL_OSC_CLK<1:0> from the
			SWK_CDR_CTRL2 register.

SWK_BTL1_CTRL

SWK Bit Timing Control2 (Address 010 0010_B)

POR / Soft Reset Value: 0011 0011_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
Rese	erved				SP		
	r				rw	1	

Field	Bits	Туре	Description
Reserved	7:6	r	Reserved, always reads as 0
SP	5:0	rw	Sampling Point Position
			Represents the sampling point position (fractional number < 1).
			Example: 0011 0011 = 0.796875 (~80%)

SWK_ID3_CTRL

SWK WUF Identifier bits 28...21 (Address 010 0011_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0			
	IDOS OF									
	ID28_21									
			rw							

Field	Bits	Туре	Description
ID28_21	7:0	rw	WUF Identifier Bits 2821

Note: Please note the configuration of the standard identifier and extended identifier. The standard identifier is configured to the bits ID18...ID28

Serial Peripheral Interface

CONFIDENTIAL

SWK_ID2_CTRL

SWK WUF Identifier bits 20...13 (Address 010 0100_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
		I					
			ID2	20_13			
	1	1	į.			1	i
				rw			

Field	Bits	Туре	Description
ID20_13	7:0	rw	WUF Identifier Bits 2013

SWK_ID1_CTRL

SWK WUF Identifier bits 12...5 (Address 010 0101_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
	I	I	ID	12_5		I	I
	<u> </u>	<u> </u>				<u> </u>	<u> </u>

Field	Bits	Туре	Description
ID12_5	7:0	rw	WUF Identifier Bits 125

SWK_ID0_CTRL

SWK WUF Identifier bits 4...0 (Address 010 0110_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0xxx xxxx_B

7	6	5	4	3	2	1	0
Reserved		7	ID4_0	i		RTR	IDE
r			rw			rw	rw

Field	Bits	Туре	Description				
Reserved	7	r	Reserved, always reads as 0				
ID4_0 6:2		rw	WUF Identifier Bits 40				
RTR	1	rw	Remote Transmission Request Field (acc. ISO 11898-1) 0 _B , Normal Data Frame 1 _B , Remote Transmission Request				
IDE	0	rw	Identifier Extension Bit 0 _B , Standard Identifier Length (11 bit) 1 _B , Extended Identifier Length (29 bit)				

Note: The setting RTR = 1 is not allowed for wake-up frames according to the ISO11898-6



Serial Peripheral Interface

SWK_MASK_ID3_CTRL

SWK WUF Identifier Mask bits 28...21 (Address 010 0111_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
	1	-	MASK_I	D28_21			1
	1	1	r	\/\/			

Field	Bits	Туре	Description
MASK_ID28	7:0	rw	WUF Identifier Mask Bits 2821
_21			0 _B , Unmasked - bit is ignored
			1 _B , Masked - bit is compared in CAN frame

Note: Masking WUF bits is done by setting the respective MASK bit to '1'

SWK_MASK_ID2_CTRL

SWK WUF Identifier Mask bits 20...13 (Address 010 1000_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4 3	2	1	0
			MASK_ID20_13			
			rw			

Field	Bits	Туре	Description	
MASK_ID20	7:0	rw	WUF Identifier Mask Bits 2013	
_13			0 _B , Unmasked - bit is ignored	
			1 _B , Masked - bit is compared in CAN frame	

SWK_MASK_ID1_CTRL

SWK WUF Identifier Mask bits 12...5 (Address 010 1001_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
			MASK_II	D12 5			
			MASK_II	D12_3	1		1
	•		rw	,			

Field	Bits	Туре	Description		
MASK_ID12	7:0	rw	WUF Identifier Mask Bits 125		
_5			0 _B , Unmasked - bit is ignored		
			1 _B , Masked - bit is compared in CAN frame		



Serial Peripheral Interface

SWK_MASK_IDO_CTRL

SWK WUF Identifier bits 4...0 (Address 010 1010_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0xxx xx00_B

7	6	5	4	3	2	1	0
Reserved		1	MASK_ID4_0		7	Resei	rved
r			rw			r	

Field	Bits	Туре	Description
Reserved	7	r	Reserved, always reads as 0
MASK_ ID4_0	6:2	rw	WUF Identifier MASK Bits 40 0 _B , Unmasked - bit is ignored 1 _B , Masked - bit is compared in CAN frame
Reserved	1:0	r	Reserved, always reads as 0

SWK_DLC_CTRL

SWK Frame Data Length Code Control (Address 010 1011_B)
POR / Soft Reset Value: 0000 0000_B; Restart Value: 0000 xxxx_B

7	6	5	4	3	2	1	0
	Reserved				DL	c	
	1		A		1		
	r				rv	V	

Field	Bits	Туре	Description
Reserved	7:4	r	Reserved, always reads as 0
DLC	3:0	rw	Payload length in number of bytes 0000 _B , Frame Data Length = 0 or cleared
			xxxx _B , x bit frame data length 1111 _B , Frame Data Length >= 8

Note: The number of bytes in the data field shall be indicated by the DLC. This DLC shall consist of four (4) bits. The admissible number of data bytes for a data frame shall range from zero (0) to eight (8). DLCs in the range of zero (0) to seven (7) shall indicate data fields of length of zero (0) to seven (7) bytes. All other. DLCs shall indicate that the data field is eight (8) bytes long.

SWK_DATA7_CTRL

SWK Data7 Register (Address 010 1100_B)

POR / Soft Reset Value: 0000 0000_R; Restart Value: xxxx xxxx_R



CONFIDENTIAL

Serial Peripheral Interface

Field	Bits	Туре	Description
DATA7	7:0	rw	Data7 byte content(bit0=LSB; bit7=MSB)

SWK_DATA6_CTRL

SWK Data6 Register (Address 010 1101_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3		2	1	0
						1 1		T
			DAT	A6				
	I		1		1			
			rv	V				

Field	Bits	Туре	Description
DATA6	7:0	rw	Data6 byte content (bit0=LSB; bit7=MSB)

SWK_DATA5_CTRL

SWK Data5 Register (Address 010 1110_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0		
	ı					I			
	DATA5								
	1					I			
				rw					

Field	Bits	Туре	Description
DATA5	7:0	rw	Data5 byte content (bit0=LSB; bit7=MSB)

SWK_DATA4_CTRL

SWK Data4 Register (Address 010 1111_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

	7	6	5	4	3	2	1	0
			XO	DA	TA4	1		ı
Į		1			1			
					r\A/			

Field	Bits	Туре	Description
DATA4	7:0	rw	Data4 byte content (bit0=LSB; bit7=MSB)



Serial Peripheral Interface

Serial Peripheral interface

SWK_DATA3_CTRL

SWK Data3 Register (Address 011 0000_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
	I						
			DAT	A3			
			1				1
			rv	V			

Field	Bits	Туре	Description
DATA3	7:0	rw	Data3 byte content (bit0=LSB; bit7=MSB)

SWK_DATA2_CTRL

SWK Data2 Register (Address 011 0001_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
		ı	n	ATA2			
		I	U	ATAZ		l	ı

Field	Bits	Туре	Description
DATA2	7:0	rw	Data2 byte content (bit0=LSB; bit7=MSB)

SWK_DATA1_CTRL

SWK Data1 Register (Address 011 0010_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
		7	DA	TA1			
				1 2W	-		1

Field	Bits	Туре	Description
DATA1	7:0	rw	Data1 byte content (bit0=LSB; bit7=MSB)

SWK_DATAO_CTRL

SWK Data0 Register (Address 011 0011_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
		I					
			DA	ГАО			
		I	1				1
			r\	N			

CONFIDENTIAL

Serial Peripheral Interface

Field	Bits	Туре	Description
DATA0	7:0	rw	Data0 byte content (bit0=LSB; bit7=MSB)

SWK_CAN_FD_CTRL

CAN FD Configuration Control Register (Address 011 0100_B)
POR / Soft Reset Value: 0000 0000_B; Restart Value: 00xx xxxx_B

7	6	5	4	3	2	1	0
Re	served	DIS_ERR_CN T	RX_FILT_BYP		FD_FILTÉR		CAN_FD_EN
	r	rwh	rw		rw		rw

Field	Bits	Туре	Description
Reserved	7:6	r	Reserved, always reads as 0
DIS_ERR_ CNT	5	rwh	Error Counter Disable Function 0_B , Error Counter is enabled during SWK 1_B , Error counter is disabled during SWK only if CAN_FD_EN = '1'
RX_FILT_ BYP	4	rw	RX Receiver Filter Bypass 0 _B , RX Filter not bypassed 1 _B , RX Filter bypassed
FD_FILTER	3:1	rw	CAN FD Dominant Filter Time 000_B , 50 ns 001_B , 100 ns 010_B , 150 ns 011_B , 200 ns 100_B , 250 ns 101_B , 300 ns 111_B , 380 ns 111_B , 387 ns
CAN_FD_ EN	0	rw	Enable CAN FD Tolerant Mode 0 _B , CAN FD Tolerant Mode disabled 1 _B , CAN FD Tolerant Mode enabled

Note: The bit **RX_FILT_BYP** is bypassing the analog filter in the CAN receiver path; The **FD_FILTER** is not in the analog path of the CAN receiver and is not bypassed.

Note: **DIS_ERR_ CNT** is cleared by the SBC at tsilence expiration.

infineon


Serial Peripheral Interface

CONFIDENTIAL

SWK_OSC_TRIM_CTRL

SWK Oscillator Trimming Register (Address 011 1000_B)

POR / Soft Reset Value: xxxx xxxx_B; Restart Value: xxxx xxxx_B



Field	Bits	Туре	Description
TRIM_OSC	7:0	rw	Oscillator trimming (bit0=LSB; bit7=MSB); (only writable if TRIM_EN = '11')

Note: TRIM_OSC[0:4] represent the 32-steps fine trimming range with a monotonous behavior from slower to faster frequency. The step width is ~0.25MHz.

TRIM_OSC[5:7] are modifying the oscillator temperature coefficient. It is strongly recommended to not change these values.

Due to CDR functionality, it is not required to change these values.

SWK_OPT_CTRL

Selective Wake Options Register (Address 011 1001_B)

POR / Soft Reset Value: 000x xxxx_R; Restart Value: x00x xxxx_R

7	6		5	4	3	2	1	0
RX_WK_	SEL	Reserved				TRIM_OSC	ı	
rw		r				rw		

Field	Bits	Type	Description
RX_WK_ SEL	7	rw	SWK Receiver selection (only accessible if TRIM_EN = '11') 0 _B , Low-Power Receiver selected during SWK 1 _B , Standard Receiver selected during SWK
Reserved	6:5	r	Reserved, always reads as 0
TRIM_OSC	4:0	rw	Oscillator trimming (bit8=LSB; bit12=MSB); (only writable if TRIM_EN = '11')

Note: The bit RX_WK_SEL is used to select the respective receiver during Selective Wake operation. To reduce the quiescent current during Frame Detect Mode it is recommended to select the Low-Power Receiver, i.e. RX_WK_SEL = '1'

Note: TRIM_OSC[8:12] represent the 32-steps coarse trimming range, which is not monotonous. It is not recommended to change these values.



Serial Peripheral Interface

SWK_OSC_CAL_H_STAT

SWK Oscillator Calibration High Register (Address 011 1010_B) POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B



Field	Bits	Туре	Description
OSC_CAL_	7:0	r	Oscillator Calibration High Register
Н			

SWK_OSC_CAL_L_STAT

SWK Oscillator Calibration Low Register (Address 011 1011_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0			
	OSC_CAL_L									
	ĺ		_		1	<u> </u>				

Field	Bits	Туре	Description
OSC_CAL_L	7:0	r	Oscillator Calibration Low Register

SWK_CDR_CTRL1

CDR Control 1 Register (Address 011 1100_B)

POR / Soft Reset Value: 0000 0100_B; Restart Value: 0000 xx0x_B

7	6	5	4	3	2	1	0
'	Reserved				_FILT	Reserved	CDR_EN
					1		r).//

Field	Bits	Туре	Description
Reserved	7:4	r	Reserved, always reads as 0
SEL_FILT	3:2	rw	Select Time Constant of Filter 00 _B , Time constant 8 01 _B , Time constant 16 (default) 10 _B , Time constant 32 11 _B , adapt distance between falling edges 2, 3 bit: Time constant 32 distance between f. edges 4, 5, 6, 7, 8 bit: Time constant 16 distance between falling edges 9, 10 bit: Time constant 8
Reserved	1	r	Reserved, always reads as 0



Serial Peripheral Interface

Field	Bits	Туре	Description
CDR_EN	0	rw	Enable CDR
			0 _B , CDR disabled 1 _B , CDR enabled

SWK_CDR_CTRL2

CDR Control 2Register (Address 011 1101_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0000 00xx_B

7	6	5	4	3	2	1	0
	Reserved					SEL_O	SC_CLK
1	1	1					1
		r	•			r	W

Field	Bits	Туре	Description
Reserved	7:2	r	Reserved, always reads as 0
SEL_OSC_C	1:0	rw	Input Frequency for CDR module See Table 33 and Table 34.

Table 33 Frequency Settings of Internal Clock for the CDR

SEL_OSC_CLK[1:0]	int. Clock for CDR
00	80 MHz
01	40 MHz
10	20 MHz
11	10 MHz

Table 34 Recommended CDR Settings for Different Baud Rates

SEL_OSC_CLK [1:0]	Baudrate	SWK_BTLO_CTRL Value	SWK_CDR_LIMIT_HIGH _CTRL Value	SWK_CDR_LIMIT_LOW_ CTRL Value			
00	500k	1010 0000	1010 1000	1001 1000			
01	500k	0101 0000	0101 0100	0100 1100			
10	500k	CDR Setting not recomme	CDR Setting not recommended for this baudrate due to insufficient precisi				
11	500k	CDR Setting not recomme	ended for this baudrate du	e to insufficient precision			
00	250k	CDR Setting not to be use	d due to excessive time qu	uanta (counter overflow)			
01	250k	1010 0000	1010 1000	1001 1000			
10	250k	0101 0000	0101 0100	0100 1100			
11	250k	CDR Setting not recomme	ended for this baudrate du	e to insufficient precision			
00	125k	CDR Setting not to be used due to excessive time quanta (counter overflow)					
01	125k	CDR Setting not to be use	d due to excessive time qu	uanta (counter overflow)			

CONFIDENTIAL

Serial Peripheral Interface

Table 34 Recommended CDR Settings for Different Baud Rates (cont'd)

SEL_OSC_CLK [1:0]	Baudrate	SWK_BTLO_CTRL Value		SWK_CDR_LIMIT_LOW_ CTRL Value
10	125k	1010 0000	1010 1000	1001 1000
11	125k	0101 0000	0101 0100	0100 1100

SWK_CDR_LIMIT_HIGH_CTRL

SWK CDR Upper Limit Control (Address 011 1110_B)

POR / Soft Reset Value: 1010 1000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
	ļ		ļ	_LIM_H			
	I.	1				Į.	
				rw			

Field	Bits	Туре	Description
CDR_LIM_H	7:0	rw	Upper Bit Time Detection Range of Clock and Data Recovery
			SWK_BTLO_CTRL values > + 5% will be clamped

SWK_CDR_LIMIT_LOW_CTRL

SWK CDR Lower Limit Control (Address 011 1111_B)

POR / Soft Reset Value: 1001 1000_B; Restart Value: xxxx xxxx_B

7	6	5	4 3	2	1	0
			CDD LIM I	T		
			CDR_LIM_L			
	*		DAY			1

Field	Bits	Туре	Description
CDR_LIM_L	7:0	rw	Lower Bit Time Detection Range of Clock and Data Recovery
			SWK_BTL0_CTRL values < - 5% will be clamped

Serial Peripheral Interface



13.6 SPI Status Information Registers

READ/CLEAR Operation (see also **Chapter 13.3**):

- One 16-bit SPI command consist of two bytes:
 - the 7-bit address and one additional bit for the register access mode and
 - following the data byte

The numbering of following bit definitions refers to the data byte and correspond to the bits D0...D7 and to the SPI bits 8...15 (see also figure).

- · There are two different bit types:
 - 'r' = READ: read only bits (or reserved bits)
 - 'rc' = READ/CLEAR: readable and clearable bits
- Reading a register is done byte wise by setting the SPI bit 7 to "0" (= Read Only)
- Clearing a register is done byte wise by setting the SPI bit 7 to "1"
- SPI status registers are in general not cleared or changed automatically (an exception are the WD_FAIL bits). This must be done by the microcontroller via SPI command

The registers are addressed wordwise.

Table 35 Register Overview: SPI Status Information Registers

Register Short Name	Register Long Name	Offset Address	Reset Value				
General Status Registe	General Status Registers						
SUP_STAT_1	Supply Voltage Fail Status	100 0000 _B	Page 158				
SUP_STAT_0	Supply Voltage Fail Status	100 0001 _B	Page 158				
THERM_STAT	Thermal Protection Status	100 0010 _B	Page 159				
DEV_STAT	Device Information Status	100 0011 _B	Page 160				
BUS_STAT	Bus Communication Status	100 0100 _B	Page 161				
BUS_STAT	Bus Communication Status	100 0100 _B	Page 162				
WK_STAT_0	Wake-up Source and Information Status 0	100 0110 _B	Page 163				
WK_STAT_1	Wake-up Source and Information Status 1	100 0111 _B	Page 163				
WK_LVL_STAT	WK Input Level	100 1000 _B	Page 164				
GPIO_OC_STAT	GPIO Overcurrent Status	101 0100 _B	Page 164				
GPIO_OL_STAT	GPIO Open-Load Status	101 0101 _B	Page 165				
Selective Wake Status	Registers						
SWK_STAT	Selective Wake Status	111 0000 _B	Page 166				
SWK_ECNT_STAT	SWK Status	111 0001 _B	Page 166				
SWK_CDR_STAT1	CDR Status 1 Register	111 0010 _B	Page 167				
SWK_CDR_STAT2	CDR Status 2 Register	111 0011 _B	Page 167				



Serial Peripheral Interface

Table 35 Register Overview: SPI Status Information Registers (cont'd)

•	9 '	,	
Register Short Name	Register Long Name	Offset Address	Reset Value
Family and Product I	nformation Register		
FAM_PROD_STAT	Family and Product Identification Register	111 1110 _B	Page 168

Serial Peripheral Interface



Restart Value: 0x00 00xx_B

13.6.1 General Status Registers

SUP_STAT_1 Supply Voltage Fail Status (Address 100 0000_B) POR / Soft Reset Value: 0000 0000_B;

7	6	5	4	3	2	1	0
Reserved	vs_uv		Rese	rved		VCC1_OV	VCC1_WARN
r	rc	•		r		rc	rc

Field	Bits	Type	Description
Reserved	7	r	Reserved, always reads as 0
VS_UV	6	rc	VS Under-Voltage Detection (VS,UV) 0 _B , No VS under voltage detected 1 _B , VS under voltage detected (detection is only active when VCC1 is enabled)
Reserved	5:2	r	Reserved, always reads as 0
VCC1_ OV	1	rc	VCC1 Over Voltage Detection (V _{CC1,OV,r}) 0 _B , No VCC1 over voltage warning 1 _B , VCC1 over voltage detected
VCC1_ WARN	0	rc	VCC1 Undervoltage Prewarning (V _{PW,f}) 0 _B , No VCC1 undervoltage prewarning 1 _B , VCC1 undervoltage prewarning detected

Notes

- 1. The VCC1 undervoltage prewarning threshold $V_{PW,f}/V_{PW,r}$ is a fixed threshold and independent of the VCC1 undervoltage reset thresholds.
- 2. VS under voltage monitoring is not available in SBC Stop Mode due to current consumption saving requirements as long the VCC1 load current is below the active peak threshold (I_PEAK_TH)

SUP_STAT_0 Supply Voltage Fail Status (Address 100 0001_B) POR / Soft Reset Value: y000 0000_B;

7	6	5	4	3	2	1	0
POR	Rese	rved	VCC2_OT	VCC2_UV	VCC1_SC	Reserved	VCC1_UV
rc	ı	•	rc	rc	rc	r	rc

Restart Value: x00x xx0x_B

CONFIDENTIAL

Serial Peripheral Interface

Field	Bits	Туре	Description
POR	7	rc	Power-On Reset Detection 0 _B , No POR 1 _B , POR occurred
Reserved	6:5	r	Reserved, always reads as 0
VCC2_OT	4	rc	VCC2 Over Temperature Detection 0 _B , No over temperature 1 _B , VCC2 over temperature detected
VCC2_UV	3	rc	VCC2 Under Voltage Detection (V _{CC2,UV,f}) 0 _B , No VCC2 Under voltage 1 _B , VCC2 under voltage detected
VCC1_SC	2	rc	VCC1 Short to GND Detection (<vrtx for="" t="">4ms after switch on) $0_{\rm B}$, No short $1_{\rm B}$, VCC1 short to GND detected</vrtx>
Reserved	1	r	Reserved, always reads as 0
VCC1_UV	0	rc	VCC1 UV-Detection (due to Vrtx reset) 0 _B , No VCC1_UV detection 1 _B , VCC1 UV-Fail detected

Notes

- 1. The MSB of the POR/Soft Reset value is marked as 'y': the default value of the POR bit is set after Power-on reset (POR value = 1000 0000). However it will be cleared after a SBC Soft Reset command (Soft Reset value = 0000 0000).
- 2. During Sleep Mode, the bits VCC1_SC, VCC1_OV and VCC1_UV will not be set when VCC1 is off
- 3. The VCC1_UV bit is never updated in SBC Restart Mode, in SBC Init Mode it is only updated after RSTN was released for the first time, it is always updated in SBC Normal and Stop Mode, and it is always updated in any SBC modes in a VCC1_SC condition (after VCC1_UV = 1 for >4ms).

THERM_STAT

Thermal Protection Status (Address 100 0010_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0000 xxxx_B

7		6	5	4	3	2	1	0
	7	Reserved			TSD2_SAFE	TSD2	TSD1	TPW
		r			rc	rc	rc	rc

Field	Bits	Туре	Description
Reserved	7:4	r	Reserved, always reads as 0



Restart Value: xx00 xxxx_R

Serial Peripheral Interface

Field	Bits	Туре	Description
TSD2_SAFE	3	rc	TSD2 Thermal Shut-Down Safe State Detection 0 _B , No TSD2 safe state detected 1 _B , TSD2 safe state detected: >16 consecutive TSD2 events occured, next TSD2 waiting time will be 60s
TSD2	2	rc	TSD2 Thermal Shut-Down Detection $0_{\rm B}$, No TSD2 event $1_{\rm B}$, TSD2 OT detected - leading to SBC Fail-Safe Mode
TSD1	1	rc	TSD1 Thermal Shut-Down Detection 0_B , No TSD1 fail 1_B , TSD1 OT detected (affected module is disabled)
TPW	0	rc	Thermal Pre Warning 0 _B , No Thermal Pre warning 1 _B , Thermal Pre warning detected

Note: Termperature warning and shutdown bits are not reset automatically, even if the temperature pre warning or the TSD condition is not present anymore.

DEV_STAT
Device Information Status (Address 100 0011_B)
POR / Soft Reset Value: 0000 0000_B;

7	6	5	4	3	2	1	0
DEV_	STAT	R	eserved	WD_	FAIL	SPI_FAIL	FAILURE
 1	C		r	r	h	rc	rc

Field	Bits	Type	Description
DEV_STAT	7:6	rc	Device Status before Restart Mode 00 _B , Cleared (Register must be actively cleared) 01 _B , Restart due to failure (WD fail, TSD2, VCC1_UV); also after a wake from Fail-Safe Mode 10 _B , Sleep Mode 11 _B , Reserved
Reserved	5:4	r	Reserved, always reads as 0
WD_FAIL	3:2	rh	Number of WD-Failure Events (1/2 WD failures depending on CFG1) 00_B , No WD Fail 01_B , 1x WD Fail, FO activation - Config 2 selected 10_B , 2x WD Fail, FO activation - Config 1 / 3 / 4 selected 11_B , Reserved (never reached)
SPI_FAIL	1	rc	$\begin{array}{lll} \textbf{SPI Fail Information} \\ \textbf{0}_{B} & \text{, No SPI fail} \\ \textbf{1}_{B} & \text{, Invalid SPI command detected} \end{array}$



Serial Peripheral Interface

Field	Bits	Туре	Description
FAILURE	0	rc	Activation of Fail Output FO
			0 _B , No Failure
			1 _B , Failure occurred

Notes

- 1. The bits **DEV_STAT** show the status of the device before it went through Restart. Either the device came from regular Sleep Mode ('10') or a failure ('01' SBC Restart or SBC Fail-Safe Mode: WD fail, TSD2 fail, VCC_UV fail or VCC1_OV if bit **VCC1_OV_RST** is set) occurred. Failure is also an illegal command from SBC Stop to SBC Sleep Mode or going to SBC Sleep Mode without activation of any wake source. Coming from SBC Sleep Mode ('10') will also be shown if there was a trial to enter SBC Sleep Mode without having cleared all wake flags before.
- 2. The WD_FAIL bits are configured as a counter and are the only status bits, which are cleared automatically by the SBC. They are cleared after a successful watchdog trigger and when the watchdog is stopped (also in SBC Sleep and Fail-Safe Mode unless it was reached due to a watchdog failure). See also Chapter 11.1.1.
- 3. The SPI_FAIL bit is cleared only by SPI command
- 4. In case of Config 2/4 the WD_Fail counter is frozen in case of WD trigger failure until a successful WD trigger.
- 5. If CFG = '0' then a 1st watchdog failure will not trigger the FO outputs or the FAILURE bit but only force the SBC into SBC Restart Mode.

BUS_STAT Bus Communication Status (Address 100 0100_R)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0000 0xxx_B

7	6 5	4 3	2 1	0
Reserved	Reserved	Reserved	CAN_FAIL	VCAN_UV
r	r	r	rc	rc

Field Bits Type Descrip		Туре	Description				
Reserved	7	r	Reserved, always reads as 0				
Reserved	6:5	r	Reserved, always reads as 0				
Reserved	4:3	r	Reserved, always reads as 0				
CAN_FAIL	2:1	rc	$\begin{array}{c} \textbf{CAN Failure Status} \\ 00_{B} \text{, No error} \\ 01_{B} \text{, CAN TSD} \\ 10_{B} \text{, CAN_TXD_DOM: TXD dominant time out for more than 4ms} \\ 11_{B} \text{, CAN_BUS_DOM: BUS dominant time out for more than 4ms} \end{array}$				
VCAN_UV	0	rc	Under Voltage CAN Bus Supply 0 _B , Normal operation 1 _B , CAN Supply under voltage detected. Transmitter disabled				

CONFIDENTIAL

Restart Value: 000x xxxx_R

Serial Peripheral Interface

Notes

1. The VCAN_UV comparator is enabled if the mode bit CAN_1 = '1', i.e. in CAN Normal or CAN Receive Only Mode.

BUS_STAT Bus Communication Status (Address 100 0100_B) POR / Soft Reset Value: 0000 0000_B;

3 7 6 4 2 0 Reserved Reserved **CANTO SYSERR** CAN_FAIL VCAN_UV rc rc rc rc

Field	Bits	Туре	Description			
Reserved	7	r	Reserved, always reads as 0			
Reserved	6:5	r	Reserved, always reads as 0			
CANTO	4	rc	CAN Time Out Detection 0 _B , Normal operation 1 _B , CAN Time Out detected			
SYSERR	3	rc	SWK System Error 0 _B , Selective Wake Mode is possible 1 _B , System Error detected, SWK enabling not possible			
CAN_FAIL	2:1	rc	CAN Failure Status 00 _B , No error 01 _B , CAN TSD shutdown 10 _B , CAN_TXD_DOM: TXD dominant time out for more than 20ms 11 _B , CAN_BUS_DOM: BUS dominant time out for more than 20ms			
VCAN_UV	0	rc	Under voltage CAN Bus Supply 0 _B , Normal operation 1 _B , CAN Supply under voltage detected. Transmitter disabled			

Notes

- 1. CAN Recovery Conditions:
 - 1.) TXD Time Out: TXD goes HIGH or transmitter is set to wake capable or switched off;
 - 2.). Bus dominant time out: Bus will become recessive or transceiver is set to wake capable or switched off.
 - 3.) Supply under voltage: as soon as the threshold is crossed again, i.e. VCAN > VCAN_UV for CAN
 - 4.)In all cases (also for TSD shutdown): to enable the Bus transmission again, TXD needs to be HIGH (recessive) for a certain time (transmitter enable time).
- 2. The VCAN_UV comparator is enabled if the mode bit CAN_1 = '1', i.e. in CAN Normal or CAN Receive Only Mode.
- 3. CANTO will be set only if CAN2 = 1 (=SWK Mode enabled). It will be set as soon as CANSIL was set and will stay set even in CANSIL it is reset. An interrupt is issued in SBC Stop- and SBC Normal Mode as soon as CANTO is set and the interrupt is not masked out, i.e. CANTO_MASK must be set to 1.
- 4. The SYSERR Flag is set in case of a configuration error and in case of an error counter overflow (n>32). It is only updated if SWK is enabled (CAN_2 = '1'). See also **Chapter 5.5.3.6**.
- 5. CANTO is set asynchronously to the INTN pulse. In order to prevent undesired clearing of CANTO and thus possibly missing this interrupt, the bit will be prevented from clearing (i.e. cannot be cleared) until the next falling edge of INTN.

TLE9461-3ES

Serial Peripheral Interface



WK_STAT_0 Wake-up Source and Information Status 0 (Address 100 0110_B) POR / Soft Reset Value: 0000 0000_B;

Restart Value: 00xx x00x_B

7	6	5	4	3	2	1	0	
Reserv	ved	CAN_WU	TIMER_WU		Reserved	1	WK_WU	
r		rc	rc		r		rc	•

Field	Bits	Туре	Description
Reserved	7:6	r	Reserved, always reads as 0
CAN_WU	5	rc	Wake up via CAN Bus 0 _B , No Wake up 1 _B , Wake up
TIMER_WU	4	rc	Wake up via TimerX 0 _B , No Wake up 1 _B , Wake up
Reserved	3:1	r	Reserved, always reads as 0
WK_WU	0	rc	Wake up via WK 0 _B , No Wake up 1 _B , Wake up

Note: The respective wake source bit will also be set when the device is woken from SBC Fail-Safe Mode

WK_STAT_1 Wake-up Source and Information Status 1 (Address 100 0111_B) POR / Soft Reset Value: 0000 0000_B;

7	6	5	4	3	2	1	0
	Reserved		GPIO_WK_W U		Rese	rved	
			V.C			•	

Field	Bits	Туре	Description
Reserved	7:5	r	Reserved, always reads as 0
GPIO_WK_ WU	4	rc	Wake up via GPIO if configured as WK $0_{\rm B}$, No Wake up $1_{\rm B}$, Wake up
Reserved	3:0	r	Reserved, always reads as 0

Restart Value: 0x00 0000_R

CONFIDENTIAL

Serial Peripheral Interface

WK LVL STAT

WK Input Level (Address 100 1000_B)

POR / Soft Reset Value: xx0x 000x_B; Restart Value: xx0x 000x_B

7	6	5	4	3	2	1	0
SBC_DEV_LV	CFG0_STATE	Reserved	GPIO_LVL		Reserved		WK_LVL
r	r	r	r		r		r

Field	Bits	Туре	Description
SBC_DEV	7	r	Status of SBC Operating Mode at TEST Pin
_LVL			0 _B , User Mode activated
			1 _B , SBC Software Development Mode activated
CFG0_STAT	6	r	Device Configuration Status on pin INTN
E			0 _B , No external pull-up resistor connected on INTN (Config 2/4)
			1 _B , External pull-up resistor connected on INTN (Config 1/3)
Reserved	5	r	Reserved, always reads as 0
GPIO_LVL	4	r	Status of GPIO if configured as GPIO (WK, LS or HS function)
			0 _B , Low Level (=0)
			1 _B , High Level (=1)
Reserved	3:1	r	Reserved, always reads as 0
WK_LVL	0	r	Status of WK
			0 _B , Low Level (=0)
			1 _B , High Level (=1)

Note: WK_LVL_STAT is updated in SBC Normal and Stop Mode and also in SBC Init and Restart Mode. See below for exceptions. In cyclic sense or wake mode, the registers contain the sampled level, i.e. the registers are updated after every sampling.

Note: GPIO_LVL is updated in SBC Normal and Stop Mode and also in SBC Init and Restart Mode if configured as wake input, low-side switch or high-side switch (in case of FO configuration the status is flagged with the **FAILURE** bit).

Note: In case the HV measurement function is enabled (WK_MEAS=1), then the bits WK_LVL and GPIO_LVL are not updated and reset. Same applies if GPIO is configured as FO or OFF;

GPIO_OC_STAT

GPIO Overcurrent Status (Address 101 0100_B)

POR / Soft Reset Value: 0000 0000_B;

7	6	5	4	3	2	1	0
Reserved	GPIO_OC		ı	Rese	rved	ı	
			1	l	l	1	
r	rc				r		

Restart Value: 0x00 0000_B



Restart Value: 0x00 0000_B

Serial Peripheral Interface

Field	Bits	Туре	Description
Reserved	7	r	Reserved, always reads as 0
GPIO_OC	6	rc	Overcurrent Detecion on GPIO (if configured as LS or HS) $0_{\rm B}$, No OC $1_{\rm B}$, OC detected
Reserved	5:0	r	Reserved, always reads as 0

Note: The same status bit is used for the low-side and high-side configuration. The bit always applies for the actual configuration. In case the switch will be disabled or another configuration is used then a flagged bit will stay set until it is cleared by the microcontroller;

GPIO_OL_STAT GPIO Open-Load Status (Address 101 0101_B) POR / Soft Reset Value: 0000 0000_B;

7	6	5	4	3	2	1	0
Reserved	GPIO_OL			Rese	erved		1
r	rc				r		•

Field	Bits	Туре	Description
Reserved	7	r	Reserved, always reads as 0
GPIO_OL	6	rc	Open-Load Detecion on GPIO (if configured as LS or HS) 0_B , No OL 1_B , OL detected
Reserved	5:0	r	Reserved, always reads as 0

Serial Peripheral Interface



13.6.2 Selective Wake Status Registers

SWK_STAT

Selective Wake Status (Address 111 0000_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 0x00 xxxx_B

7	6	5	4	3	2	1	0
Reserved	SYNC	Rese	rved	CANSIL	SWK_SET	WUP	WUF
r	r	ı	•	r	r	r	r


Field	Bits	Type	Description
Reserved	7	r	Reserved, always reads as 0
SYNC	6	r	Synchronisation (at least one CAN frame without fail must have been received) 0 _B , SWK function not working or not synchronous to CAN bus 1 _B , Valid CAN frame received, SWK function is synchronous to CAN bus
Reserved	5:4	r	Reserved, always reads as 0
CANSIL	3	r	CAN Silent Time during SWK operation 0 _B , tsilence not exceeded 1 _B , set if tsilence is exceeded.
SWK_SET	2	r	Selective Wake Activity 0 _B , Selective Wake is not active 1 _B , Selective Wake is activated
WUP	1	r	$\begin{array}{ll} \textbf{Wake-up Pattern Detection} \\ \textbf{0}_{\text{B}} & \text{, No WUP} \\ \textbf{1}_{\text{B}} & \text{, WUP detected} \end{array}$
WUF	0	r	SWK Wake-up Frame Detection (acc. ISO 11898-6) $0_{\rm B}$, No WUF $1_{\rm B}$, WUF detected

Note: SWK_SET is set to flag that the selective wake functionality is activated (SYSERR = 0, CFG_VAL = 1, CAN_2 = 1). The selective wake function is activated via a CAN mode change, except if CAN = '100'.

SWK_ECNT_STAT

SWK Status (Address 111 0001_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: 00xx xxxx_B



CONFIDENTIAL

Serial Peripheral Interface

Field	Bits	Туре	Description
Reserved	7:6	r	Reserved, always reads as 0
ECNT	5:0	r	SWK CAN Frame Error Counter
			00 0000 _B , No Frame Error
			01 1111 _B , 31 Frame Errors have been counted
			10 0000 _B , Error counter overflow - SWK function will be disabled

Note: If a frame has been received that is valid according to ISO 11898-1 and the counter is not zero, then the counter shall be decremented. If the counter has reached a value of 32, the following actions shall be performed: Selective Wake function shall be disabled, SYSERR shall be set and CAN wake capable function shall be enabled, which leads to a wake with the next WUP.

SWK_CDR_STAT1

CDR Status 1 Register (Address 111 0010_B)

POR / Soft Reset Value: 1010 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
	I		NAVG	i_SAT			ı
	1		NAVG	I_SAT		1	1
					•		

Field	Bits	Туре	Description
NAVG_SAT	7:0	r	Output Value from Filter Block
			N_AVG is representing the integer part of the number of selected
			input clock frequency per CAN bus bit.
			N_AVG[11:4] e.g.160.75

SWK_CDR_STAT2

CDR Status 2 Register (Address 111 0011_B)

POR / Soft Reset Value: 0000 0000_B; Restart Value: xxxx xxxx_B

7	6	5	4	3	2	1	0
	NAVG	_SAT			Rese	rved	
	-					-	1

Field	Bits	Туре	Description
NAVG_SAT	7:4	r	Output Value from Filter Block N_AVG is representing the fractional part of the number of selected input clock frequency per CAN bus bit. N_AVG[3:0] e.g.160.75
Reserved	3:0	r	Reserved, always reads as 0





13.6.3 Family and Product Information Register

FAM_PROD_STAT Family and Product Identification Register (Address 111 1110_B) POR / Soft Reset Value: 0101 yyyy _B; Restart Value: 0101 yyyy_B



Field	Bits	Type	Description
FAM	7:4	r	SBC Family Identifier (bit4=LSB; bit7=MSB)
			0 0 01 _B ,
			0 0 10 _B , DC/DC-SBC Family
			0 0 11 _B , Mid-Range SBC Family
			0 100 _B , Multi-CAN SBC Family
			0 101 _B , Light-CAN SBC Family
			$x \times x \times_B$, reserved for future products
PROD	3:0	r	SBC Product Identifier (bit0=LSB; bit3=MSB)
			0.100_{B} , TLE9461ES (VCC1 = 5V, no SWK)
			0 1 0 1 _B , TLE9461ESV33 (VCC1 = 3.3V, no SWK)
			$0.1.10_{B}$, TLE9461-3ES (VCC1 = 5V, SWK)
			0 1 1 1 _B , TLE9461-3ESV33 (VCC1 = 3.3V, SWK)
			1100_{B} , TLE9471ES (VCC1 = 5V, no SWK)
			1 1 0 1 _B , TLE9471ESV33 (VCC1 = 3.3V, no SWK)
			1110_{B} , TLE9471-3ES(VCC1 = 5V, SWK)
	4		1 1 1 1 _B , TLE9471-3ESV33 (VCC1 = 3.3V, SWK)

Notes

- 1. The actual default register value after POR, Soft Reset or Restart of PROD will depend on the respective product. Therefore the value 'y' is specified.
- 2. SWK = Selective Wake feature in CAN Partial Networking standard

Serial Peripheral Interface



13.7 Electrical Characteristics

Table 36 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V, $T_{\rm j}$ = -40°C to +150°, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
SPI frequency		·		/			
Maximum SPI frequency	$f_{\rm SPI,max}$	_	-	4.0	MHz	1)	P_16.7.1
SPI Interface; Logic Inputs S		CSN			•		
H-input Voltage Threshold	V _{IH}	-	-	0.7* V _{CC1}	V		P_16.7.2
L-input Voltage Threshold	V _{IL}	0.3* V _{CC1}	-	-	V	-	P_16.7.3
Hysteresis of input Voltage	V _{IHY}	-	0.12* V _{CC1}	-	V	1)	P_16.7.4
Pull-up Resistance at pin CSN	R _{ICSN}	20	40	80	kΩ	$V_{\rm CSN} = 0.7 \times V_{\rm CC1}$	P_16.7.5
Pull-down Resistance at pin SDI and CLK	R _{ICLK/SDI}	20	40	80	kΩ	$V_{\text{SDI/CLK}} = 0.2 \times V_{\text{CC1}}$	P_16.7.6
Input Capacitance at pin CSN, SDI or CLK	Cı	-	10	-	pF	1)	P_16.7.7
Logic Output SDO				II.			
H-output Voltage Level	V_{SDOH}	V _{CC1} - 0.4	V _{CC1} - 0.2	-	V	I _{DOH} = -1.6 mA	P_16.7.8
L-output Voltage Level	V_{SDOL}	1-	0.2	0.4	٧	I _{DOL} = 1.6 mA	P_16.7.9
Tristate Leakage Current	I _{SDOLK}	-10	-	10	μΑ	$V_{CSN} = V_{CC1};$ $0 V < V_{DO} < V_{CC1}$	P_16.7.10
Tristate Input Capacitance	C_{SDO}	-	10	15	pF	1)	P_16.7.11
Data Input Timing ¹⁾				<u>'</u>			
Clock Period	$t_{ m pCLK}$	250	_	_	ns	_	P_16.7.12
Clock High Time	t _{CLKH}	125	_	_	ns	-	P_16.7.13
Clock Low Time	t_{CLKL}	125	-	-	ns	-	P_16.7.14
Clock Low before CSN Low	t_{bef}	125	_	-	ns	-	P_16.7.15
CSN Setup Time	$t_{\rm lead}$	250	_	-	ns	_	P_16.7.16
CLK Setup Time	t_{lag}	250	_	-	ns	-	P_16.7.17
Clock Low after CSN High	t_{beh}	125	_	-	ns	-	P_16.7.18
SDI Set-up Time	$t_{\sf DISU}$	100	_	-	ns	-	P_16.7.19
SDI Hold Time	t_{DIHO}	50	_	_	ns	_	P_16.7.20

CONFIDENTIAL

Serial Peripheral Interface

Table 36 Electrical Characteristics (cont'd)

 V_S = 5.5 V to 28 V, T_j = -40°C to +150°, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Input Signal Rise Time at pin SDI, CLK and CSN	t _{rIN}	-	-	50	ns	-	P_16.7.21
Input Signal Fall Time at pin SDI, CLK and CSN	t _{fIN}	-	-	50	ns	-	P_16.7.22
Delay Time for Mode Changes ²⁾	$t_{ m Del,Mode}$	-	- /	6	μs	includes internal oscillator tolerance	P_16.7.23
CSN High Time	t _{CSN(high)}	3	-	-	μs	-	P_16.7.24
Data Output Timing ¹⁾)	.
SDO Rise Time	t_{rSDO}		30	80	ns	C _L = 100 pF	P_16.7.25
SDO Fall Time	t_{fSDO}	7/	30	80	ns	C _L = 100 pF	P_16.7.26
SDO Enable Time	$t_{\sf ENSDO}$	-	-	50	ns	low impedance	P_16.7.27
SDO Disable Time	$t_{\sf DISSDO}$	-	-	50	ns	high impedance	P_16.7.28
SDO Valid Time	$t_{\sf VASDO}$	-	-	50	ns	C _L = 100 pF	P_16.7.29

- 1) Not subject to production test; specified by design
- 2) Applies to all mode changes triggered via SPI commands




Figure 52 SPI Timing Diagram

Note: Numbers in drawing correlate to the last 2 digits of the Number field in the Electrical Characteristics table.



14 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

14.1 Application Diagrams




Figure 53 TLE9461-3ES Application Diagram

Note: This is a very simplified example of an application circuit. The function must be always verified in the real application.



Figure 54 shows the required circuitry for an off-board LED control using the GPIO pin with the high-side switch configuration.




Figure 54 Simplified Application Diagram showing a off-board LED control with the GPIO pin

Note: This is a very simplified example of an application circuit. The off-boad LED control function must be verified in the real application. The external circuitry is a minimum requirement and may vary depending on respective requirements.






Figure 55 Simplified Application Diagram showing the Alternate High-Voltage Measurement Function via WK and FO/GPIO

Note: This is a simplified example of an application circuit. The function must be verified in the real application. WK must be connected to signal to be measured and FO/GPIO is the output to the microcontroller supervision function. The maximum current into WK must be <500uA. The minimum current into WK should be >5uA to ensure proper operation.

Application Information



Table 37 Bill of Material for Simplified Application Diagram

Ref.	Typical Value	Purpose / Comment			
Capacita	ances				
C2	68μF	Buffering capacitor to cut off battery spikes, value depending on application requirements			
C3	100nF ceramic	EMC, blocking capacitor, ceramic X7R or equivalent, ESR < $50 \text{ m}\Omega$			
C4	2.2μF low ESR	Blocking capacitor, min. 1uF for stability			
C5	100nF ceramic	Spike filtering, ceramic X7R or equivalent, ESR < 50 m Ω to improve stability of supply for microcontroller; not needed for SBC			
C6	2.2μF low ESR	Blocking capacitor, min. 470nF for stability; if used for CAN supply place a 100nF ceramic capacitor in addition ve close to VCAN pin for optimum EMC behavior			
C 7	4.7nF / OEM dependent	Split termination stability			
C8,9	10nF	Spike filtering, as required by application, mandatory protection for off-board connections, (see also Simplified Application Diagram with the Alternate Measurement Function)			
C10	10nF	As required by application and GPIO current capability (see also Figure 11.1.2), mandatory protection for off-board connections			
Inducta	nces				
Resistar	ices				
R1	1kΩ	Device protection against reverse battery			
R2	60Ω / OEM dependent	CAN bus termination			
R3	60Ω / OEM dependent	CAN bus termination			
R4	10kΩ	Wetting current of the switch, as required by application			
R5,6	10kΩ	WK pin current limitation, e.g. for ISO pulses (see also Simplified Application Diagram with the Alternate Measurement Function)			
R7, 8	depending on application and microcontroller	Voltage Divider resistor to adjust measurement voltage to microcontroller ADC input range (see also Simplified Application Diagram with the Alternate Measurement Function)			
R9	10Ω	As required by application, ESD protection, mandatory protection for off-board connections			
R10, 11	47kΩ	Reverse battery protection			
R12	100kΩ	Leakage discharge resistor			
Active C	omponents				
D1	e.g. BAS 3010A, Infineon	Reverse polarity protection for VS supply pins			
D2	e.g.	Reverse battery protection			
D3	e.g.	Gate protection			
T1	e.g. BCR191W	High active FO control			
T2	e.g. IPB80N04S4-04	Terminal 30 (Kl. 30) Switch, N-MOSFET			



Application Information

 Table 37
 Bill of Material for Simplified Application Diagram (cont'd)

Ref.	Typical Value	Purpose / Comment
T3	e.g. IPB80N04S4-04	Reverse battery protection, N-MOSFET
uC	e.g. TC2xxx	Microcontroller

Application Information



14.2 ESD Tests

Tests for ESD robustness according to IEC61000-4-2 "GUN test" (150 pF, 330 Ω) will be performed. The results and test condition are available in a test report. The values for the test are listed below.

Table 38 ESD "GUN test" 1)2)

Performed Test	Result	Unit	Remarks
ESD at pin CANH, CANL, VS, WK, VCC2, VS versus GND	> 6	kV	positive pulse
ESD at pin CANH, CANL, VS, WK, VCC2, VS versus GND	<-6	kV	negative pulse

¹⁾ ESD susceptibility "ESD GUN" according to EMC 1.3 Test specification, Section 4.3 (IEC 61000-4-2). Tested by external test house (IBEE Zwickau, EMC Test report Nr. tbd).

EMC and ESD susceptibility tests according to SAE J2962-2 (2010) have been performed. Tested by external test house (UL LLC, Test report Nr. 201x-xxxx)

²⁾ ESD Test "Gun Test" is specified with external components for pins VS, WK, and VCC2. See the application diagram in **Chapter 14.1** for more information



14.3 Thermal Behavior of Package

DUMMY GRAPHICS

Figure 56 Thermal Resistance (R_{th_JA}) vs. Cooling Area



DUMMY GRAPHICS

Figure 57 Board Setup

Board setup is defined according JESD 51-2, -5, -7.

Board: 76.2x114.3x1.5mm³ with 2 inner copper layers (35μ m thick), with thermal via array under the exposed pad contacting the first inner copper layer and 300mm² cooling area on the bottom layer (70μ m).

14.4 Further Application Information

- Please contact us for information regarding the FMEA pin
- For further information you may contact http://www.infineon.com/

Package Outlines



15 Package Outlines




Figure 58 PG-TSDSO-24-1 Dimensions

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).





16 Revision History

Revision	Date	Changes
0.41	2015-08-04	-

Trademarks of Infineon Technologies AG

AURIX[™], C166[™], Canpak[™], CIPOS[™], CIPURSE[™], Coolmos[™], Coolset[™], Corecontrol[™], Crossave[™], Di-Pol[™], EasyPim[™], EconoBridge[™], EconoDual[™], EconoPim[™], Ficos[™], HITFEt[™], HybridPack[™], I²RF[™], ISOFACE[™], IsoPack[™], MiPaQ[™], ModStack[™], myd[™], Novalithic[™], OptimOs[™], Origa[™], PowerCode[™], PrimePack[™], PrimeStack[™], PRO-Sil[™], PROFEt[™], RASIC[™], ReverSave[™], SatRic[™], Sieget[™], SindrioN[™], Sipmos[™], SmartLewis[™], Spoc[™], Solid Flash[™], Tempfet[™], thinQ![™], Trenchstop[™], Tricore[™].

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-11-11

www.infineon.com

Edition 2015-08-04 Published by Infineon Technologies AG 81726 Munich, Germany

© 2014 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference Z8F53477368

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.