# User Manual

# for S32K1 MCU Driver

Document Number: UM2MCUASR4.4 Rev0000R1.0.1 Rev. 1.0

1 Revision History	2
2 Introduction	3
2.1 Supported Derivatives	. 3
2.2 Overview	. 4
2.3 About This Manual	. 5
2.4 Acronyms and Definitions	. 6
2.5 Reference List	. 6
3 Driver	7
3.1 Requirements	. 7
3.2 Driver Design Summary	. 7
3.3 Hardware Resources	. 8
3.4 Deviations from Requirements	. 8
3.4.1 Status Column Description	. 8
3.4.2 Mcu Requirements Deviations	. 8
3.5 Driver Limitations	. 9
3.6 Driver usage and configuration tips	. 10
3.6.1 MCU Clock Management	. 10
3.6.2 MCU Mode Management	. 10
3.6.3 MCU RAM Configuration	. 10
3.7 Runtime errors	. 10
3.8 Symbolic Names Disclaimer	. 11
4 Tresos Configuration Plug-in	12
4.1 Module Mcu	. 17
4.2 Container McuGeneralConfiguration	. 18
4.3 Parameter McuDevErrorDetect	. 18
4.4 Parameter McuVersionInfoApi	. 19
4.5 Parameter McuGetRamStateApi	. 19
4.6 Parameter McuInitClock	. 19
4.7 Parameter McuNoPll	. 20
4.8 Parameter McuEnterLowPowerMode	. 20
4.9 Parameter McuTimeout	. 21
4.10 Parameter McuEnableUserModeSupport	. 22
4.11 Parameter McuPerformResetApi	. 22
4.12 Parameter McuCalloutBeforePerformReset	. 23
4.13 Parameter McuVeryLowPowerStopAbortNotification	. 23
4.14 Parameter McuPerformResetCallout	
4.15 Parameter McuCmuNotification	. 24
4.16 Parameter McuCmuErrorIsrUsed	. 25

4.17 Parameter McuErrorIsrNotification	25
4.18 Parameter McuDisableRcmInit	
4.19 Parameter McuDisable PmcInit	
$4.20\ Parameter\ McuDisable SmcInit\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	 27
$4.21\ Parameter\ McuEnable Mode Change Notification \\ \ldots \ldots \ldots \ldots \ldots \ldots \\ \ldots$	27
$4.22\ Parameter\ McuTimeoutMethod\ \dots$	28
$4.23 \ Reference \ McuEcucPartitionRef \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	
4.24 Container McuDebugConfiguration	29
4.25 Parameter McuDisableDemReportErrorStatus	30
4.26 Parameter McuGetMidrStructureApi	30
4.27 Parameter McuDisableCmuApi	31
4.28 Parameter McuEnablePeripheralCMU	31
4.29 Parameter McuSRAMRetentionConfigApi	
4.30 Parameter McuGetClockFrequencyApi	
4.31 Parameter McuGetPowerModeStatetApi	
4.32 Container McuPublishedInformation	
4.33 Container McuResetReasonConf	33
4.34 Parameter McuResetReason	
$4.35\ Container\ Common Published Information\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	34
4.36 Parameter ArReleaseMajorVersion	35
4.37 Parameter ArReleaseMinorVersion	
4.38 Parameter ArReleaseRevisionVersion	35
4.39 Parameter ModuleId	36
4.40 Parameter SwMajorVersion	36
4.41 Parameter SwMinorVersion	37
$4.42\ Parameter\ SwPatchVersion\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	37
4.43 Parameter VendorApiInfix	38
4.44 Parameter VendorId	
4.45 Container McuModuleConfiguration	
4.46 Parameter McuNumberOfMcuModes	
4.47 Parameter McuRamSectors	
4.48 Parameter McuResetSetting	
4.49 Parameter McuRTC_CLKINFrequencyHz	 41
4.50 Parameter McuTCLK0_REF_CLKFrequencyHz	
4.51 Parameter McuTCLK1_REF_CLKFrequencyHz	 42
4.52 Parameter McuTCLK2_REF_CLKFrequencyHz	
$4.53\ Parameter\ McuClockSrcFailureNotification\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	
4.54 Container McuAllowedModes	
$4.55 \ Parameter \ McuAllow High Speed Run Mode \\ \ldots \\ \ldots$	
$4.56\ Parameter\ McuAllowVeryLowPowerModes\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	 45

ii

4.61 Container McuRunClockConfig       48         4.62 Parameter McuPreDivSystemClockFrequency       48         4.63 Parameter McuCoreClockFrequency       50         4.64 Parameter McuBusClockFrequency       50         4.65 Parameter McuBusClockFrequency       51         4.67 Parameter McuSystemClockSwitch       51         4.68 Parameter McuCoreClockDivider       52         4.69 Parameter McuBusClockDivider       53         4.70 Parameter McuSlowClockDivider       53         4.71 Parameter McuScgClkOutFrequency       54         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuCoreClockFrequency       56         4.75 Parameter McuBusClockFrequency       56         4.76 Parameter McuBusClockFrequency       57         4.77 Parameter McuFlashClockFrequency       57         4.78 Parameter McuFlashClockFrequency       57         4.78 Parameter McuCoreClockDivider       58         4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuBusClockDivider       59	4.57 Container McuClockSettingConfig	 45
4.60 Parameter McuSegClkOutSelect       47         4.61 Container McuRunClockConfig       48         4.62 Parameter McuCoreClockFrequency       48         4.63 Parameter McuSystemClockFrequency       50         4.64 Parameter McuSystemClockFrequency       50         4.65 Parameter McuBusClockFrequency       50         4.66 Parameter McuBusClockFrequency       51         4.67 Parameter McuSystemClockSwitch       51         4.68 Parameter McuSystemClockDivider       52         4.69 Parameter McuSolockDivider       53         4.70 Parameter McuSolockDivider       53         4.71 Parameter McuSolockDivider       53         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       56         4.74 Parameter McuPreDivSystemClockFrequency       56         4.75 Parameter McuSystemClockFrequency       56         4.76 Parameter McuSystemClockFrequency       57         4.77 Parameter McuSystemClockFrequency       57         4.78 Parameter McuSystemClockFrequency       57         4.79 Parameter McuSystemClockSwitch       58         4.80 Parameter McuScClkOutFrequency       60         4.81 Parameter McuScClkOutFrequency       60         4.82 Parameter McuScClkCotkFrequency       62	4.58 Parameter McuClockSettingId	 46
4.61 Container MeuRunClockConfig       48         4.62 Parameter MeuPreDivSystemClockFrequency       48         4.63 Parameter MeuCoreClockFrequency       49         4.64 Parameter MeuBusClockFrequency       50         4.65 Parameter MeuBusClockFrequency       51         4.66 Parameter MeuFlashClockFrequency       51         4.67 Parameter MeuBusClockDivider       52         4.68 Parameter MeuBusClockDivider       53         4.70 Parameter MeuBusClockDivider       53         4.71 Parameter MeuSegclkOutFrequency       54         4.72 Container MeuVlprClockConfig       54         4.73 Parameter MeuCoreClockFrequency       56         4.74 Parameter MeuCoreClockFrequency       56         4.75 Parameter MeuSystemClockFrequency       56         4.76 Parameter MeuBusClockFrequency       57         4.77 Parameter MeuBusClockFrequency       57         4.78 Parameter MeuBusClockFrequency       57         4.79 Parameter MeuBusClockDivider       59         4.80 Parameter MeuCoreClockDivider       59         4.81 Parameter MeuBusClockDivider       59         4.82 Parameter MeuScgClockDivider       60         4.83 Container MeuHsrunClockConfig       61         4.84 Parameter MeuCoreClockFrequency       62	4.59 Parameter McuSysClockUnderMcuControl	 47
4.62 Parameter MenPreDivSystemClockFrequency       48         4.63 Parameter McuCoreClockFrequency       50         4.64 Parameter McuBystemClockFrequency       50         4.65 Parameter McuBusClockFrequency       50         4.66 Parameter McuBusClockFrequency       51         4.66 Parameter McuBusClockFrequency       51         4.67 Parameter McuBusClockDivider       52         4.69 Parameter McuBusClockDivider       33         4.70 Parameter McuSlowClockDivider       53         4.71 Parameter McuSlowClockDivider       53         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuPreDivSystemClockFrequency       56         4.75 Parameter McuSystemClockFrequency       56         4.76 Parameter McuBusClockFrequency       57         4.77 Parameter McuSystemClockFrequency       57         4.78 Parameter McuBusClockFrequency       57         4.79 Parameter McuSystemClockSwitch       58         4.81 Parameter McuSystemClockDivider       59         4.82 Parameter McuSlowClockDivider       59         4.83 Parameter McuSlowClockDivider       60         4.85 Parameter McuSlowClockPrequency       61         4.87 Parameter McuSlowClockFrequency <t< td=""><td>4.60 Parameter McuScgClkOutSelect</td><td> 47</td></t<>	4.60 Parameter McuScgClkOutSelect	 47
4.63 Parameter McuCoreClockFrequency       49         4.64 Parameter McuSystemClockFrequency       50         4.65 Parameter McuFlashClockFrequency       51         4.66 Parameter McuFlashClockFrequency       51         4.67 Parameter McuSystemClockSwitch       51         4.68 Parameter McuCorcClockDivider       53         4.69 Parameter McuSlowClockDivider       53         4.71 Parameter McuSlowClockDivider       53         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuCorcClockFrequency       55         4.75 Parameter McuSystemClockFrequency       56         4.76 Parameter McuSystemClockFrequency       57         4.77 Parameter McuSystemClockSwitch       58         4.79 Parameter McuSystemClockSwitch       58         4.79 Parameter McuSystemClockDivider       59         4.81 Parameter McuSystemClockDivider       59         4.82 Parameter McuSiowClockDivider       60         4.83 Parameter McuSiowClockDivider       60         4.84 Parameter McuSiowClockConfig       61         4.85 Parameter McuCorcClockFrequency       62         4.86 Parameter McuCorcClockFrequency       62         4.87 Parameter McuSystemClockFrequency       62 <td>4.61 Container McuRunClockConfig</td> <td> 48</td>	4.61 Container McuRunClockConfig	 48
4.64 Parameter MeuSystemClockFrequency       50         4.65 Parameter McuBusClockFrequency       50         4.66 Parameter McuPlashClockFrequency       51         4.67 Parameter McuSystemClockSwitch       51         4.68 Parameter McuCoreClockDivider       52         4.69 Parameter McuBusClockDivider       53         4.70 Parameter McuSlowClockDivider       53         4.71 Parameter McuScgClkOutFrequency       54         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuCoreClockPrequency       56         4.75 Parameter McuSystemClockFrequency       56         4.76 Parameter McuSystemClockFrequency       57         4.77 Parameter McuSystemClockFrequency       57         4.78 Parameter McuSystemClockFrequency       57         4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuSystemClockDivider       59         4.81 Parameter McuSystemClockDivider       60         4.82 Parameter McuSystemClockFrequency       61         4.83 Parameter McuCoreClockDivider       62         4.86 Parameter McuCoreClockFrequency       62         4.87 Parameter McuCoreClockFrequency       62         4.88 Parameter McuSystemClockFrequency <t< td=""><td>4.62 Parameter McuPreDivSystemClockFrequency</td><td> 48</td></t<>	4.62 Parameter McuPreDivSystemClockFrequency	 48
4.65 Parameter McuBusClockFrequency       50         4.66 Parameter McuPlashClockFrequency       51         4.67 Parameter McuCoreClockDivider       52         4.68 Parameter McuCoreClockDivider       53         4.69 Parameter McuBusClockDivider       53         4.70 Parameter McuSucClockDivider       53         4.71 Parameter McuSegClkOutFrequency       54         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuCoreClockFrequency       56         4.75 Parameter McuBystemClockFrequency       57         4.76 Parameter McuBystemClockFrequency       57         4.77 Parameter McuBusClockFrequency       57         4.78 Parameter McuSystemClockFrequency       57         4.79 Parameter McuCoreClockDivider       58         4.80 Parameter McuSusClockDivider       59         4.81 Parameter McuSusClockDivider       60         4.82 Parameter McuSegClkOutFrequency       61         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuSegClkOutFrequency       62         4.85 Parameter McuSystemClockFrequency       62         4.86 Parameter McuSystemClockFrequency       63         4.87 Parameter McuSystemClockFrequency       64	4.63 Parameter McuCoreClockFrequency	 49
4.66 Parameter McuFlashClockFrequency       51         4.67 Parameter McuCoreClockDivider       52         4.69 Parameter McuBusClockDivider       53         4.69 Parameter McuSlowClockDivider       53         4.70 Parameter McuSlowClockDivider       53         4.71 Parameter McuSlowClockConfig       54         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuCoreClockFrequency       56         4.74 Parameter McuCoreClockFrequency       56         4.75 Parameter McuSystemClockFrequency       57         4.76 Parameter McuSystemClockFrequency       57         4.77 Parameter McuSystemClockSwitch       58         4.79 Parameter McuSystemClockSwitch       58         4.80 Parameter McuCoreClockDivider       59         4.81 Parameter McuCoreClockDivider       59         4.82 Parameter McuSclockObckDivider       60         4.83 Parameter McuSclockDivider       60         4.84 Parameter McuPreDivSystemClockFrequency       61         4.85 Parameter McuPreDivSystemClockFrequency       62         4.86 Parameter McuSclockDivider       62         4.87 Parameter McuSystemClockFrequency       63         4.88 Parameter McuSpstemClockFrequency       64         4.89 Parameter McuSpstemClockDivider       65	4.64 Parameter McuSystemClockFrequency	 50
4.67 Parameter McuSystemClockSwitch       51         4.68 Parameter McuCoreClockDivider       52         4.69 Parameter McuBusClockDivider       53         4.70 Parameter McuSlowClockDivider       53         4.71 Parameter McuScgClkOutFrequency       54         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuCoreClockFrequency       56         4.75 Parameter McuSystemClockFrequency       56         4.76 Parameter McuBusClockFrequency       57         4.77 Parameter McuBusClockFrequency       57         4.78 Parameter McuCoreClockDivider       59         4.80 Parameter McuCoreClockDivider       59         4.81 Parameter McuBusClockDivider       59         4.82 Parameter McuBusClockDivider       60         4.83 Parameter McuScgClkOutFrequency       60         4.84 Parameter McuPreDivSystemClockFrequency       61         4.85 Parameter McuPreDivSystemClockFrequency       62         4.85 Parameter McuPreDivSystemClockFrequency       62         4.87 Parameter McuPreDivSystemClockFrequency       62         4.88 Parameter McuPreDivSchDivider       63         4.89 Parameter McuPreDivSchDivider       64         4.90 Parameter McuPreDivSchDivider	4.65 Parameter McuBusClockFrequency	 50
4.68 Parameter McuCoreClockDivider       52         4.69 Parameter McuBusClockDivider       53         4.70 Parameter McuSlowClockDivider       53         4.71 Parameter McuScgClkOutFrequency       54         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuCoreClockFrequency       56         4.75 Parameter McuSystemClockFrequency       56         4.76 Parameter McuBusClockFrequency       57         4.77 Parameter McuBusClockFrequency       57         4.78 Parameter McuSystemClockSwitch       58         4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuBusClockDivider       59         4.81 Parameter McuBusClockDivider       60         4.82 Parameter McuSiowClockDivider       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       62         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuSystemClockFrequency       62         4.88 Parameter McuSystemClockFrequency       63         4.89 Parameter McuCoreClockDivider       65         4.90 Parameter McuCoreClockDivider       66	4.66 Parameter McuFlashClockFrequency	 51
4.69 Parameter MeuBusClockDivider       53         4.70 Parameter McuSlowClockDivider       53         4.71 Parameter MeuScgClkOutFrequency       54         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuCoreClockFrequency       56         4.75 Parameter McuSystemClockFrequency       56         4.76 Parameter McuBusClockFrequency       57         4.77 Parameter McuFlashClockFrequency       57         4.78 Parameter McuSystemClockSwitch       58         4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuBusClockDivider       59         4.81 Parameter McuBusClockDivider       60         4.82 Parameter McuBusClockDivider       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       61         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuBusClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuBusClockFrequency       64         4.89 Parameter McuCoreClockFrequency       64         4.90 Parameter McuCoreClockDivider       65         4.91 Parameter McuBusClockDivider       66	4.67 Parameter McuSystemClockSwitch	 51
4.70 Parameter McuSlowClockDivider       53         4.71 Parameter McuScgClkOutFrequency       54         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuCoreClockFrequency       56         4.75 Parameter McuSystemClockFrequency       56         4.76 Parameter McuBuSclockFrequency       57         4.77 Parameter McuFlashClockFrequency       57         4.78 Parameter McuSystemClockSwitch       58         4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuBuSclockDivider       59         4.81 Parameter McuSlowClockDivider       60         4.82 Parameter McuScgClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuCoreClockFrequency       62         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockDivider       63         4.88 Parameter McuFlashClockFrequency       64         4.89 Parameter McuBusClockDivider       65         4.90 Parameter McuBusClockDivider       65         4.91 Parameter McuBusClockDivider       65         4.92 Parameter McuBusClockDivider       66	4.68 Parameter McuCoreClockDivider	 52
4.71 Parameter McuScgClkOutFrequency       54         4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuCoreClockFrequency       56         4.75 Parameter McuSystemClockFrequency       57         4.76 Parameter McuBusClockFrequency       57         4.77 Parameter McuFlashClockFrequency       57         4.78 Parameter McuSystemClockSwitch       58         4.79 Parameter McuGoreClockDivider       59         4.80 Parameter McuBusClockDivider       59         4.81 Parameter McuSogClkOutFrequency       60         4.82 Parameter McuSogClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       62         4.85 Parameter McuPreDivSystemClockFrequency       62         4.86 Parameter McuSystemClockFrequency       63         4.87 Parameter McuSystemClockFrequency       64         4.89 Parameter McuFlashClockFrequency       63         4.89 Parameter McuSystemClockSwitch       64         4.90 Parameter McuSystemClockDivider       65         4.91 Parameter McuSusClockDivider       65         4.92 Parameter McuSusClockDivider       66         4.93 Parameter McuSystemOsCClockConfig	4.69 Parameter McuBusClockDivider	 53
4.72 Container McuVlprClockConfig       54         4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuCoreClockFrequency       56         4.75 Parameter McuBuSClockFrequency       57         4.76 Parameter McuBuSClockFrequency       57         4.77 Parameter McuFlashClockFrequency       57         4.78 Parameter McuCoreClockDivider       58         4.79 Parameter McuCoreClockDivider       59         4.81 Parameter McuBuSClockDivider       60         4.82 Parameter McuSogClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       62         4.85 Parameter McuCoreClockFrequency       62         4.87 Parameter McuSystemClockFrequency       62         4.88 Parameter McuBusClockFrequency       63         4.89 Parameter McuBusClockFrequency       64         4.90 Parameter McuBusClockDivider       65         4.91 Parameter McuBusClockDivider       65         4.92 Parameter McuBusClockDivider       65         4.93 Parameter McuSowClockDivider       66         4.93 Parameter McuSowClockDivider       66         4.94 Container McuSystemOSCClockConfig       67         4.95 Parameter McuSoSCUnderMcuControl       67 </td <td>4.70 Parameter McuSlowClockDivider</td> <td> 53</td>	4.70 Parameter McuSlowClockDivider	 53
4.73 Parameter McuPreDivSystemClockFrequency       55         4.74 Parameter McuCoreClockFrequency       56         4.75 Parameter McuSystemClockFrequency       56         4.76 Parameter McuBusClockFrequency       57         4.77 Parameter McuFlashClockFrequency       57         4.78 Parameter McuSystemClockSwitch       58         4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuSlowClockDivider       60         4.81 Parameter McuSlowClockDivider       60         4.82 Parameter McuSgClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       62         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.89 Parameter McuSystemClockSwitch       64         4.90 Parameter McuSystemClockDivider       65         4.91 Parameter McuBusClockDivider       65         4.92 Parameter McuSlowClockDivider       66         4.93 Parameter McuSystemOsCClockConfig       67         4.94 Container McuSystemOsCClockConfig       67         4.95 Parameter McuSOSCUnderMcuControl       67	4.71 Parameter McuScgClkOutFrequency	 54
4.74 Parameter McuCoreClockFrequency       56         4.75 Parameter McuSystemClockFrequency       57         4.76 Parameter McuBusClockFrequency       57         4.77 Parameter McuFlashClockFrequency       57         4.78 Parameter McuSystemClockSwitch       58         4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuBusClockDivider       59         4.81 Parameter McuSowClockDivider       60         4.82 Parameter McuScgClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       62         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuBusClockFrequency       64         4.89 Parameter McuSystemClockSwitch       64         4.90 Parameter McuCoreClockDivider       65         4.91 Parameter McuBusClockDivider       65         4.92 Parameter McuSystemClockDivider       66         4.93 Parameter McuSystemOsCClockConfig       67         4.95 Parameter McuSystemOsCClockConfig       67         4.95 Parameter McuSystemOsCClockConfig       67	4.72 Container McuVlprClockConfig	 54
4.75 Parameter McuSystemClockFrequency       56         4.76 Parameter McuBusClockFrequency       57         4.77 Parameter McuFlashClockFrequency       57         4.78 Parameter McuCoreClockSwitch       58         4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuSlowClockDivider       60         4.81 Parameter McuScgClkOutFrequency       60         4.82 Parameter McuScgClkOutFrequency       61         4.84 Parameter McuPreDivSystemClockFrequency       61         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuBusClockFrequency       64         4.99 Parameter McuSystemClockSwitch       64         4.90 Parameter McuCoreClockDivider       65         4.91 Parameter McuBusClockDivider       65         4.92 Parameter McuSlowClockDivider       65         4.93 Parameter McuSlowClockDivider       66         4.94 Container McuSystemOSCClockConfig       67         4.95 Parameter McuSOSCUnderMcuControl       67	4.73 Parameter McuPreDivSystemClockFrequency	 55
4.76 Parameter McuBusClockFrequency       57         4.77 Parameter McuFlashClockFrequency       57         4.78 Parameter McuSystemClockSwitch       58         4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuBusClockDivider       60         4.81 Parameter McuScgClkOutFrequency       60         4.82 Parameter McuScgClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       62         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuFlashClockFrequency       64         4.90 Parameter McuCoreClockDivider       65         4.91 Parameter McuBusClockDivider       65         4.92 Parameter McuBusClockDivider       65         4.93 Parameter McuSlowClockDivider       66         4.93 Parameter McuScystemOsCclockConfig       67         4.95 Parameter McuSOSCUnderMcuControl       67	4.74 Parameter McuCoreClockFrequency	 56
4.77 Parameter McuFlashClockFrequency       57         4.78 Parameter McuSystemClockSwitch       58         4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuBusClockDivider       60         4.81 Parameter McuSlowClockDivider       60         4.82 Parameter McuScgClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       61         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuFlashClockFrequency       64         4.90 Parameter McuCoreClockDivider       65         4.91 Parameter McuCoreClockDivider       65         4.92 Parameter McuBusClockDivider       65         4.93 Parameter McuScyclkOutFrequency       67         4.94 Container McuSystemOSCClockConfig       67         4.95 Parameter McuSoSCUnderMcuControl       67	4.75 Parameter McuSystemClockFrequency	 56
4.78 Parameter McuSystemClockSwitch       58         4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuBusClockDivider       60         4.81 Parameter McuSlowClockDivider       60         4.82 Parameter McuScgClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       61         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuFlashClockFrequency       64         4.89 Parameter McuSystemClockSwitch       64         4.90 Parameter McuCoreClockDivider       65         4.91 Parameter McuBusClockDivider       65         4.92 Parameter McuSowClockDivider       66         4.93 Parameter McuSosCUnderMouContfol       67         4.95 Parameter McuSosCUnderMcuControl       67	4.76 Parameter McuBusClockFrequency	 57
4.79 Parameter McuCoreClockDivider       59         4.80 Parameter McuBusClockDivider       60         4.81 Parameter McuSlowClockDivider       60         4.82 Parameter McuScgClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       61         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuFlashClockFrequency       64         4.89 Parameter McuSystemClockSwitch       64         4.90 Parameter McuCoreClockDivider       65         4.91 Parameter McuBusClockDivider       65         4.92 Parameter McuSlowClockDivider       66         4.93 Parameter McuScgClkOutFrequency       67         4.94 Container McuSystemOSCClockConfig       67         4.95 Parameter McuSoSCUnderMcuControl       67	4.77 Parameter McuFlashClockFrequency	 57
4.80 Parameter McuBusClockDivider       59         4.81 Parameter McuSlowClockDivider       60         4.82 Parameter McuScgClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       61         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuFlashClockFrequency       64         4.90 Parameter McuSystemClockSwitch       64         4.91 Parameter McuCoreClockDivider       65         4.92 Parameter McuBusClockDivider       65         4.93 Parameter McuSlowClockDivider       66         4.93 Parameter McuScgClkOutFrequency       67         4.94 Container McuSystemOSCClockConfig       67         4.95 Parameter McuSOSCUnderMcuControl       67	4.78 Parameter McuSystemClockSwitch	 58
4.81 Parameter McuSlowClockDivider       60         4.82 Parameter McuScgClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       61         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuFlashClockFrequency       64         4.90 Parameter McuCoreClockDivider       65         4.91 Parameter McuCoreClockDivider       65         4.92 Parameter McuSlowClockDivider       65         4.93 Parameter McuSlowClockDivider       66         4.94 Container McuSystemOSCClockConfig       67         4.95 Parameter McuSOSCUnderMcuControl       67	4.79 Parameter McuCoreClockDivider	 59
4.82 Parameter McuScgClkOutFrequency       60         4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       61         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuFlashClockFrequency       64         4.89 Parameter McuSystemClockSwitch       64         4.90 Parameter McuCoreClockDivider       65         4.91 Parameter McuBusClockDivider       65         4.92 Parameter McuSlowClockDivider       66         4.93 Parameter McuScgClkOutFrequency       67         4.94 Container McuScystemOSCClockConfig       67         4.95 Parameter McuSOSCUnderMcuControl       67	4.80 Parameter McuBusClockDivider	 59
4.83 Container McuHsrunClockConfig       61         4.84 Parameter McuPreDivSystemClockFrequency       61         4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuFlashClockFrequency       64         4.89 Parameter McuSystemClockSwitch       64         4.90 Parameter McuCoreClockDivider       65         4.91 Parameter McuBusClockDivider       65         4.92 Parameter McuSlowClockDivider       66         4.93 Parameter McuScgClkOutFrequency       67         4.94 Container McuSystemOSCClockConfig       67         4.95 Parameter McuSOSCUnderMcuControl       67	4.81 Parameter McuSlowClockDivider	 60
4.84 Parameter McuPreDivSystemClockFrequency 61 4.85 Parameter McuCoreClockFrequency 62 4.86 Parameter McuSystemClockFrequency 62 4.87 Parameter McuBusClockFrequency 63 4.88 Parameter McuFlashClockFrequency 64 4.89 Parameter McuSystemClockSwitch 64 4.90 Parameter McuCoreClockDivider 65 4.91 Parameter McuBusClockDivider 65 4.92 Parameter McuSlowClockDivider 66 4.93 Parameter McuScgClkOutFrequency 67 4.94 Container McuSystemOSCClockConfig 67 4.95 Parameter McuSOSCUnderMcuControl 67	4.82 Parameter McuScgClkOutFrequency	 60
4.85 Parameter McuCoreClockFrequency       62         4.86 Parameter McuSystemClockFrequency       62         4.87 Parameter McuBusClockFrequency       63         4.88 Parameter McuFlashClockFrequency       64         4.89 Parameter McuSystemClockSwitch       64         4.90 Parameter McuCoreClockDivider       65         4.91 Parameter McuBusClockDivider       65         4.92 Parameter McuSlowClockDivider       66         4.93 Parameter McuScgClkOutFrequency       67         4.94 Container McuSystemOSCClockConfig       67         4.95 Parameter McuSOSCUnderMcuControl       67	4.83 Container McuHsrunClockConfig	 61
4.86 Parameter McuSystemClockFrequency624.87 Parameter McuBusClockFrequency634.88 Parameter McuFlashClockFrequency644.89 Parameter McuSystemClockSwitch644.90 Parameter McuCoreClockDivider654.91 Parameter McuBusClockDivider654.92 Parameter McuSlowClockDivider664.93 Parameter McuScgClkOutFrequency674.94 Container McuSystemOSCClockConfig674.95 Parameter McuSOSCUnderMcuControl67	4.84 Parameter McuPreDivSystemClockFrequency	 61
4.87 Parameter McuBusClockFrequency634.88 Parameter McuFlashClockFrequency644.89 Parameter McuSystemClockSwitch644.90 Parameter McuCoreClockDivider654.91 Parameter McuBusClockDivider654.92 Parameter McuSlowClockDivider664.93 Parameter McuScgClkOutFrequency674.94 Container McuSystemOSCClockConfig674.95 Parameter McuSOSCUnderMcuControl67	4.85 Parameter McuCoreClockFrequency	 62
4.88 Parameter McuFlashClockFrequency644.89 Parameter McuSystemClockSwitch644.90 Parameter McuCoreClockDivider654.91 Parameter McuBusClockDivider654.92 Parameter McuSlowClockDivider664.93 Parameter McuScgClkOutFrequency674.94 Container McuSystemOSCClockConfig674.95 Parameter McuSOSCUnderMcuControl67	4.86 Parameter McuSystemClockFrequency	 62
4.89 Parameter McuSystemClockSwitch644.90 Parameter McuCoreClockDivider654.91 Parameter McuBusClockDivider654.92 Parameter McuSlowClockDivider664.93 Parameter McuScgClkOutFrequency674.94 Container McuSystemOSCClockConfig674.95 Parameter McuSOSCUnderMcuControl67	4.87 Parameter McuBusClockFrequency	 63
4.90 Parameter McuCoreClockDivider654.91 Parameter McuBusClockDivider654.92 Parameter McuSlowClockDivider664.93 Parameter McuScgClkOutFrequency674.94 Container McuSystemOSCClockConfig674.95 Parameter McuSOSCUnderMcuControl67	4.88 Parameter McuFlashClockFrequency	 64
4.91 Parameter McuBusClockDivider654.92 Parameter McuSlowClockDivider664.93 Parameter McuScgClkOutFrequency674.94 Container McuSystemOSCClockConfig674.95 Parameter McuSOSCUnderMcuControl67	4.89 Parameter McuSystemClockSwitch	 64
4.92 Parameter McuSlowClockDivider       66         4.93 Parameter McuScgClkOutFrequency       67         4.94 Container McuSystemOSCClockConfig       67         4.95 Parameter McuSOSCUnderMcuControl       67	4.90 Parameter McuCoreClockDivider	 65
4.93 Parameter McuScgClkOutFrequency       67         4.94 Container McuSystemOSCClockConfig       67         4.95 Parameter McuSOSCUnderMcuControl       67	4.91 Parameter McuBusClockDivider	 65
4.94 Container McuSystemOSCClockConfig       67         4.95 Parameter McuSOSCUnderMcuControl       67	4.92 Parameter McuSlowClockDivider	 66
4.95 Parameter McuSOSCUnderMcuControl	4.93 Parameter McuScgClkOutFrequency	 67
	4.94 Container McuSystemOSCClockConfig	 67
4.96 Parameter McuSOSCFrequency	4.95 Parameter McuSOSCUnderMcuControl	 67
	4.96 Parameter McuSOSCFrequency	 68

4.97 Parameter McuSOSCDiv2Frequency	69
4.98 Parameter McuSOSCDiv1Frequency	69
4.99 Parameter McuSOSCEnable	70
4.100 Parameter McuSOSCClockMonitorResetEnable	70
4.101 Parameter McuSOSCClockMonitorEnable	71
4.102 Parameter McuSOSCDiv2	72
4.103 Parameter McuSOSCDiv1	72
4.104 Parameter McuSOSCRangeSelect	73
4.105 Parameter McuSOSCHighGainOscillatorSelect	74
4.106 Parameter McuSOSCExternalReferenceSelect	74
4.107 Container McuSIRCClockConfig	75
4.108 Parameter McuSIRCUnderMcuControl	75
4.109 Parameter McuSIRCFrequency	76
4.110 Parameter McuSIRCDiv2Frequency	76
4.111 Parameter McuSIRCDiv1Frequency	77
4.112 Parameter McuSIRCEnable	77
4.113 Parameter McuSIRCLowPowerEnable	79
4.114 Parameter McuSIRCStopEnable	79
4.115 Parameter McuSIRCDiv2	80
4.116 Parameter McuSIRCDiv1	81
4.117 Parameter McuSIRCRangeSelect	81
4.118 Container McuFIRCClockConfig	82
4.119 Parameter McuFIRCUnderMcuControl	82
4.120 Parameter McuFIRCFrequency	83
4.121 Parameter McuFIRCDiv2Frequency	83
4.122 Parameter McuFIRCDiv1Frequency	
4.123 Parameter McuFIRCEnable	85
4.124 Parameter McuFIRCRegulatorEnable	85
4.125 Parameter McuFIRCDiv2	86
4.126 Parameter McuFIRCDiv1	86
4.127 Parameter McuFIRCRangeSelect	87
4.128 Container McuSystemPll	88
4.129 Parameter McuSystemPllUnderMcuControl	88
4.130 Parameter McuSPLLFrequency	89
4.131 Parameter McuSPLLDiv2Frequency	89
4.132 Parameter McuSPLLDiv1Frequency	90
4.133 Parameter McuSPLLEnable	
4.134 Parameter McuSPLLClockMonitorResetEnable	91
4.135 Parameter McuSPLLClockMonitorEnable	91
4.136 Parameter McuSPLLDiv2	

4.137 Parameter McuSPLLDiv1	
$4.138\ Parameter\ McuSPLLInputClkPreDivider\ \dots \dots$	3
4.139 Parameter McuSPLLReferenceFrequency	l
4.140 Parameter McuSPLLInputFrequency	l
4.141 Parameter McuSPLLMultiplier	í
4.142 Parameter McuSPLLSelectSourceClock	;
$4.143\ Container\ McuSIMClockConfig\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	;
4.144 Parameter McuSIMUnderMcuControl	
4.145 Parameter McuEIMClockGatingEnable	
$4.146\ Parameter\ McuERMClockGatingEnable \dots \dots 98$	3
4.147 Parameter McuDMAClockGatingEnable	
4.148 Parameter McuMPUClockGatingEnable	
4.149 Parameter McuMSCMClockGatingEnable	
4.150 Parameter McuGPIOClockGatingEnable	
4.151 Container McuSimChipConfiguration	
4.152 Parameter McuDebugTraceDividerEnable	
4.153 Parameter McuTRACECLKDivider	
4.154 Parameter McuTRACECLKFraction	
4.155 Parameter McuTRACECLKSelect	
4.156 Parameter McuCLKOUTEnable	
4.157 Parameter McuCLKOUTDivider	
4.158 Parameter McuCLKOUTSelect	
4.159 Container McuSimLpoConfiguration	
4.160 Parameter McuRTCClkSelect	
4.161 Parameter McuLPOClkSelect	
4.162 Parameter McuLPO_32KClockEnable	
4.163 Parameter McuLPO_1KClockEnable	
4.164 Container McuSimFtmConfiguration	
4.165 Parameter McuFTM3ExternalClockPinSelect	
4.167 Parameter McuFTM1ExternalClockPinSelect	
4.167 Parameter McuFTM1ExternalClockPinSelect	
4.169 Parameter McuFTM7ExternalClockPinSelect	
4.170 Parameter McuFTM6ExternalClockPinSelect	
4.171 Parameter McuFTM5ExternalClockPinSelect	
4.172 Parameter McuFTM4ExternalClockPinSelect	
4.172 Farameter Mcul TM4External Clock Finselect	
4.174 Container McuClkMonitor 0	
4.175 Parameter McuClockMonitorUnderMcuControl	
4.176 Parameter McuClkMonitorEn	
	-

$4.177 \ Parameter \ McuCmuName \dots \dots$
$4.178 \ Parameter \ McuAsyncFHHInterruptEn \ldots 117$
4.179 Parameter Mcu Async FLLInterrupt En
$4.180\ Container\ McuClkMonitor\_1\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.181\ Parameter\ McuClockMonitorUnderMcuControl\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
4.182 Parameter McuClkMonitor En
4.183 Parameter McuCmuName
4.184 Parameter McuSyncFHHInterruptEn
$4.185 \ Parameter \ McuSyncFLLInterrupt En \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.186\ Container\ McuPeripheral Clock Config \\ \ \dots \\ \dots \\$
$4.187 \ Parameter \ McuPeripheral Clock Under McuControl \\ \dots $
4.188 Parameter McuPerName
$4.189\ Parameter\ McuPeripheral Clock Enable\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.190 \; Parameter \; McuPeripheral Clock Select \; \ldots \; $
$4.191\ Parameter\ McuPeripheral Clock Divider \qquad $
$4.192\ Parameter\ McuPeripheral Fractional Divider\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.193 \ Parameter \ McuPeripheral Clock Frequency \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.194\ Container\ McuClockReference Point \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.195 \ Parameter \ McuClockReference Point Frequency \\ \ \dots \\ \ \dots \\ \ 126$
$4.196\ Parameter\ McuClockFrequencySelect \qquad $
$4.197\ Container\ McuDem Event Parameter Refs\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
4.198 Reference MCU_E_TIMEOUT_FAILURE
4.199 Reference MCU_E_CLOCK_FAILURE
$4.200 \ Reference \ MCU\_E\_SWITCHMODE\_FAILURE \ \dots $
$4.201\ Container\ McuMode Setting Conf \ \dots \ $
4.202 Parameter McuMode
$4.203 \ Parameter \ McuPowerMode \ \dots \ $
$4.204\ Parameter\ McuEnableSleepOnExit \dots \dots$
$4.205\ Container\ McuRamSectorSettingConf\ \dots$
4.206 Parameter McuRamSectorId
$4.207\ Parameter\ McuRamDefault Value \ldots \ldots$
4.208 Parameter McuRamSectionBaseAddress
$4.209\ Parameter\ McuRamSectionSize \ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .$
$4.210\ Parameter\ McuRamSectionWriteSize \qquad $
$4.211\ Parameter\ McuRamSectionBaseAddrLinkerSym\ \dots$
$4.212\ Parameter\ McuRamSectionSizeLinkerSym \qquad $
$4.213\ Container\ McuInterrupt Events\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.214\ Parameter\ McuVoltage Error Event \ \dots \ $
$4.215 \ Parameter \ McuAlternateResetEvent \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.216\ Container\ McuResetConfig \ \dots \ $

vi

$4.217\ Parameter\ McuResetPinFilterBusClockSelect\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.218 \ Parameter \ McuResetPinFilterInStopMode \\ \ \dots \\ \ $
$4.219 \; \text{Parameter McuResetPinFilterInRunAndWait} \; \dots \; $
4.220 Container McuSystemInterruptEnable
4.221 Parameter McuResetDelayTime
4.222 Parameter McuStopAcknowledgeErrorInterrupt
4.223 Parameter McuMDMAPSystemResetInterrupt
4.224 Parameter McuSoftwareInterrupt
$4.225 \ {\rm Parameter} \ {\rm McuCoreLockupInterrupt} \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.226 \ {\rm Parameter} \ {\rm McuJTAGResetInterrupt} \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
4.227 Parameter McuGlobalInterrupt
$4.228 \ Parameter \ McuExternalResetPinInterrupt \\ \ \dots \\ \dots \\$
4.229 Parameter McuWatchdogInterrupt
$4.230 \ Parameter \ McuCMULossOfClockResetInterrupt \ \dots \ $
4.231 Parameter McuLossOfLockInterrupt
4.232 Parameter McuLossOfClockInterrupt
4.233 Container McuPowerControl
$4.234 \ Parameter \ McuLowVoltageDetectInterruptEnable \ \dots \ $
$4.235 \ Parameter \ McuLowVoltageDetectResetEnable \\ \ \dots \\ \ \dots \\ \ 147000000000000000000000000000000000000$
$4.236 \ Parameter \ McuLowVoltage Warning Interrupt Enable \ $
4.237 Parameter McuLPODisable
4.238 Parameter McuClockBiasDisable
4.239 Parameter McuLowPowerBiasEnable
5 Module Index 151
5.1 Software Specification
6 Module Documentation 152
6.1 Clock Ip Driver
6.1.1 Detailed Description
6.1.2 Data Structure Documentation
6.1.3 Types Reference
6.1.4 Enum Reference
6.1.5 Function Reference
6.2 Mcu Driver
6.2.1 Detailed Description
6.2.2 Data Structure Documentation
6.2.3 Macro Definition Documentation
6.2.4 Types Reference
6.2.5 Function Reference
6.3 Power Ip Driver

	6.3.1 Detailed Description	9
	6.3.2 Data Structure Documentation	0
	6.3.3 Types Reference	1
	6.3.4 Enum Reference	2
	6.3.5 Function Reference	3
6.4 R	tam Ip Driver	7
	6.4.1 Detailed Description	
	6.4.2 Data Structure Documentation	7
	6.4.3 Types Reference	8
	6.4.4 Enum Reference	9
	6.4.5 Function Reference	9

# Chapter 1

# **Revision History**

Revision	Date	Author	Description
1.0	24.02.2022	NXP RTD Team	Prepared for release RTD S32K1 Version 1.0.1

# **Chapter 2**

### Introduction

- Supported Derivatives
- Overview
- About This Manual
- Acronyms and Definitions
- Reference List

This User Manual describes NXP Semiconductors' AUTOSAR Mcu Driver for S32K1XX.

AUTOSAR Mcu Driver configuration parameters description can be found in the Tresos Configuration Plugin section. Deviations from the specification are described in the Deviations from Requirements section.

AUTOSAR Mcu driver requirements and APIs are described in the Mcu Driver Software Specification Document (version 4.4.0).

# 2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32k116\_qfn32
- s32k116\_lqfp48
- s32k118\_lqfp48
- s32k118\_lqfp64
- s32k142\_lqfp48
- s32k142\_lqfp64
- $s32k142\_lqfp100$
- $s32k142w_lqfp48$

#### Introduction

- s32k142w\_lqfp64
- $s32k144\_lqfp48$
- s32k144\_lqfp64
- s32k144\_lqfp100
- s32k144\_mapbga100
- s32k144w\_lqfp48
- s32k144w\_lqfp64
- s32k146\_lqfp64
- s32k146\_lqfp100
- s32k146\_mapbga100
- s32k146\_lqfp144
- s32k148\_lqfp100
- s32k148\_mapbga100
- s32k148\_lqfp144
- s32k148\_lqfp176

All of the above microcontroller devices are collectively named as S32K1.

#### 2.2 Overview

AUTOSAR (AUTomotive Open System ARchitecture) is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

#### AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

#### **About This Manual** 2.3

This Technical Reference employs the following typographical conventions:

- Boldface style: Used for important terms, notes and warnings.
- Italic style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

# 2.4 Acronyms and Definitions

Term Definition		
API	Application Programming Interface	
ASM	Assembler	
BSMI	Basic Software Make file Interface	
CAN	Controller Area Network	
C/CPP	C and C++ Source Code	
CS	Chip Select	
CTU	Cross Trigger Unit	
DEM	Diagnostic Event Manager	
DET	Development Error Tracer	
DMA	Direct Memory Access	
ECU	Electronic Control Unit	
FIFO	First In First Out	
LSB	Least Signifigant Bit	
MCU	Micro Controller Unit	
MIDE	DE Multi Integrated Development Environment	
MSB	B Most Significant Bit	
N/A	N/A Not Applicable	
RAM	AM Random Access Memory	
SIU	Systems Integration Unit	
SWS	Software Specification	
VLE	Variable Length Encoding	
XML	Extensible Markup Language	

# 2.5 Reference List

#	Title	Version
1	Specification of Mcu Driver	AUTOSAR Release 4.4.0
2	S32K1xx Reference Manual	S32K1xx Series Reference Manual, Rev. 14, 09/2021
3	S32K1xx Data Sheet	S32K1xx Data Sheet, Rev. 14, 08/2021
4	4 S32K116 Errata Document S32K116_0N96V Rev. 22/OCT/2021	
5	S32K118 Errata Document	S32K118_0N97V Rev. 22/OCT/2021
6	S32K142 Errata Document	S32K142_0N33V Rev. 22/OCT/2021
7	S32K144 Errata Document	S32K144_0N57U Rev. 22/OCT/2021
8	S32K144W Errata Document	S32K144W_0P64A Rev. 22/OCT/2021
9	S32K146 Errata Document	S32K146_0N73V Rev. 22/OCT/2021
10	S32K148 Errata Document	S32K148_0N20V Rev. 22/OCT/2021

# **Chapter 3**

### **Driver**

- Requirements
- Driver Design Summary
- Hardware Resources
- Deviations from Requirements
- Driver Limitations
- Driver usage and configuration tips
- Runtime errors
- Symbolic Names Disclaimer

# 3.1 Requirements

Requirements for this driver are detailed in the AUTOSAR CP 4.4.0 Mcu Driver Software Specification document (See Table Reference List)

# 3.2 Driver Design Summary

The Mcu Driver controls the CLOCK, POWER and RAM modules of the S32K1XX device. It provides the following features:

- Configuration and initialization of the CLOCK.
- Configuration and initialization of the POWER.
- Configuration and initialization of the RAM.

### 3.3 Hardware Resources

The Mcu Driver consists of:

- 1. Clock IPs (FIRC,SIRC,SOSC,SPLL,SIM,PCC,SCG)
- 2. Power IPs (CMU,PCC,PMC,RCM,SCG,SMC)
- 3. Ram IPs (PRAMC)

# 3.4 Deviations from Requirements

The driver deviates from the AUTOSAR Mcu Driver Software Specification in some places.

The table Mcu Requirements Deviations identifies the AUTOSAR requirements that are not fully implemented, implemented differently, or out of scope for the Mcu Driver.

The table Status Column Description provides the "Status" column description.

### 3.4.1 Status Column Description

Table 3.1 Status Column Description Areas

Term	Definition	
N/S	Not In Scope	
N/I	Not Implemented	
N/F	Not Fully Implemented	

### 3.4.2 Mcu Requirements Deviations

Table 3.3 Mcu Requirements Deviations

Requirement	Status	Description	Notes
SWS_Mcu_00053	N/S	If clock failure notification is enabled in the configuration set and a clock source failure error occurs, the error code MCU_ $\leftarrow$ E_CLOCK_FAILURE shall be reported. (See also SWS_ $\leftarrow$ Mcu_00051).	DEMs cannot be reported in I← SR contexts. For the clock failure case the error MCU_E_IS← R_CLOCK_FAILURE was defined and if the error notification is configured by the application the CMU interrupt will report it.

Requirement	Status	Description	Notes
SWS_Mcu_00056	N/S	The function Mcu_Distribute← PllClock shall return without affecting the MCU hardware if the PLL clock has been automatically activated by the MCU hardware. (BSW12336)	The function Mcu_Distribute← PllClock will change the Mcu hardware. The clock switching to PLL is not completed by Mcu_InitClock.
SWS_Mcu_00245	N/S	If the register can affect several hardware modules and if it is not an I/O register, it shall be initialised by this MCU driver. (BSW12125, BSW12461)	There is a separate plug-in that will cover shared ip's.
SWS_Mcu_00257	N/S	Fail criteria for MCU_E_CL← OCK_FAILURE: a clock source failure occurs	For the clock failure case the error MCU_E_ISR_CLOCK_ FAILURE was defined and if the error notification is configured by the application the CMU interrupt will report it.
SWS_Mcu_00258	N/S	Pass criteria for MCU_E_← CLOCK_FAILURE: no clock source failure occurs	For the clock failure case the error MCU_E_ISR_CLOCK_← FAILURE was defined and if the error notification is configured by the application the CMU interrupt will report it.
SWS_Mcu_00259	N/S	DRAFT: The MCU Driver module shall reject configurations with partition mappings which are not supported by the implementation.	Based on ticket AAI-462, this requirement is not applicable.
SWS_Mcu_CONSTR_00001	N/S	DRAFT: The module will operate as an independent instance in each of the partitions, means the called API will only target the partition it is called in.	Based on ticket AAI-462, this requirement is not applicable.

### 3.5 Driver Limitations

- Can't disable FIRC clock.
- The notifications did not support in IPL.
- Errata e011063 SMC: An asynchronous wakeup event during VLPS mode entry may result in possible system hang scenario ( exist only on S32K14x).
- Errata e011114 and e050383( exist on S32K144w) SMC: invalid data might be fetched while accessing Flash in VLP modes.
- The power mode change notification function will not work without a previously initialized Clock driver. If done otherwise the system clock will not be updated correctly when power mode is changed.

S32K1 MCU Driver

### 3.6 Driver usage and configuration tips

### 3.6.1 MCU Clock Management

- For reconfiguring the PLLs using Mcu\_InitClock and Mcu\_DistributePllClock the peripherals that are clocked using the PLL that needs to be reconfigured should be turned OFF using Mcu\_SetMode to transition in a mode where that peripheral is OFF.
- For bypassing the configuration of a clock source during Mcu\_InitClock, the "[source] under MCU control" checkbox should be unchecked. This will generate smaller configurations that will be updated faster and more efficiently. In addition, if the application is configuring some clocks in advance, the UnderMcuControl should be unchecked so the MCU driver does not overwrite the initial settings.
- When the clock tree is initialized before the MCU driver is used. e.g The bootloader or user code initializes the clock tree. After that the control is passed to AUTOSAR software, the MCU is used to configured the ECU and clock again. The following sequence is required to successfully and safely re-configure the clock tree.
- System clock frequency selected must adhere to the same clock divider ratios shown in Clocking use case examples of Reference Manual.
- If you want to use peripheral module, you must enable clock gate corresponding to the module in Mcu← PeripheralClockConfig container.
- 1. Mcu Init
- 2. Mcu InitClock (This function is only called in Run mode.)
- 3. If the PLL is used as a clock source, call Mcu\_GetPllStatus until it returns MCU\_PLL\_LOCKED and call Mcu\_DistributePllClock.
- 4. Mcu SetMode

### 3.6.2 MCU Mode Management

• NA

#### 3.6.3 MCU RAM Configuration

• NA

### 3.7 Runtime errors

The driver generates the following DET errors at runtime.

Table 3.4 Default Errors (reported by DET)

Function	Error Code	Condition triggering the error
Mcu_Init	MCU_E_INIT_FAILED	Invalid configuration pointer.
Mcu_InitClock	MCU_E_PARAM_CLOCK	Invalid input parameter.
Mcu_SetMode	MCU_E_PARAM_MODE	Invalid input parameter.
Mcu_InitRamSection	MCU_E_PARAM_RAMSECTI↔ ON	Invalid input parameter or invalid memory configuration.
Mcu_DistributePllClock	MCU_E_PLL_NOT_LOCKED	One of the used PLL's failed to achieve lock
All functions, except Mcu_Init and Mcu GetVersionInfo	MCU_E_UNINIT	The driver is in an uninitialized state.
Mcu_GetMidrStructure	MCU_E_PARAM_POINTER	Invalid input parameter.
Mcu_GetVersionInfo	MCU_E_PARAM_POINTER	Invalid input parameter.
Mcu_Init	MCU_E_ALREADY_INITIALI← ZED	The driver is already initialized.
Mcu_DisableCmu	MCU_E_CMU_INDEX_OUT↔ _OF_RANGE	Invalid input parameter.

The driver generates the following DEM errors at runtime.

Table 3.6 Default Errors (reported by DEM)

Function	Error Code	Condition triggering the error
$Mcu\_GetResetReason$	Mcu_E_TimeoutFailure	Reset flags could not be cleared.
Mcu_GetResetRawValue	Mcu_E_TimeoutFailure	Reset flags could not be cleared.
Mcu_SetMode	Mcu_E_TimeoutFailure	The MC_ME or LPU mode transition failed.
Mcu_Init	Mcu_E_TimeoutFailure	The MC_ME mode transition failed.
Mcu_InitClock	Mcu_E_TimeoutFailure	The MC_ME mode transition failed.
Mcu_DisableCmu	Mcu_E_TimeoutFailure	Disable CMU failed.
Mcu_GetRamState	Mcu_E_TimeoutFailure	Get RAM state failed.

# 3.8 Symbolic Names Disclaimer

All containers having symbolicNameValue set to TRUE in the AUTOSAR schema will generate defines like:

#define <Mip>Conf\_<Container\_ShortName>\_<Container\_ID>

For this reason it is forbidden to duplicate the names of such containers across the RTD configurations or to use names that may trigger other compile issues (e.g. match existing #ifdefs arguments).

# **Chapter 4**

# **Tresos Configuration Plug-in**

This chapter describes the Tresos configuration plug-in for the driver. All the parameters are described below.

- Module Mcu
  - Container McuGeneralConfiguration
    - \* Parameter McuDevErrorDetect
    - \* Parameter McuVersionInfoApi
    - \* Parameter McuGetRamStateApi
    - \* Parameter McuInitClock
    - \* Parameter McuNoPll
    - \* Parameter McuEnterLowPowerMode
    - \* Parameter McuTimeout
    - \* Parameter McuEnableUserModeSupport
    - \* Parameter McuPerformResetApi
    - \* Parameter McuCalloutBeforePerformReset
    - \* Parameter McuVeryLowPowerStopAbortNotification
    - \* Parameter McuPerformResetCallout
    - \* Parameter McuCmuNotification
    - \* Parameter McuCmuErrorIsrUsed
    - \* Parameter McuErrorIsrNotification
    - \* Parameter McuDisableRcmInit
    - \* Parameter McuDisablePmcInit
    - \* Parameter McuDisableSmcInit
    - \* Parameter McuEnableModeChangeNotification
    - \* Parameter McuTimeoutMethod
    - \* Reference McuEcucPartitionRef
  - Container McuDebugConfiguration
    - \* Parameter McuDisableDemReportErrorStatus
    - \* Parameter McuGetMidrStructureApi
    - \* Parameter McuDisableCmuApi
    - \* Parameter McuEnablePeripheralCMU
    - \* Parameter McuSRAMRetentionConfigApi
    - \* Parameter McuGetClockFrequencyApi

- $*\ Parameter\ McuGetPowerModeStatetApi$
- Container McuPublishedInformation
  - \* Container McuResetReasonConf
    - · Parameter McuResetReason
- Container CommonPublishedInformation
  - \* Parameter ArReleaseMajorVersion
  - \* Parameter ArReleaseMinorVersion
  - \* Parameter ArReleaseRevisionVersion
  - \* Parameter ModuleId
  - \* Parameter SwMajorVersion
  - \* Parameter SwMinorVersion
  - \* Parameter SwPatchVersion
  - \* Parameter VendorApiInfix
  - \* Parameter VendorId
- Container McuModuleConfiguration
  - \* Parameter McuNumberOfMcuModes
  - \* Parameter McuRamSectors
  - \* Parameter McuResetSetting
  - \* Parameter McuRTC\_CLKINFrequencyHz
  - \* Parameter McuTCLK0\_REF\_CLKFrequencyHz
  - \* Parameter McuTCLK1\_REF\_CLKFrequencyHz
  - \* Parameter McuTCLK2 REF CLKFrequencyHz
  - \* Parameter McuClockSrcFailureNotification
  - \* Container McuAllowedModes
    - · Parameter McuAllowHighSpeedRunMode
    - · Parameter McuAllowVeryLowPowerModes
  - \* Container McuClockSettingConfig
    - · Parameter McuClockSettingId
    - · Parameter McuSysClockUnderMcuControl
    - · Parameter McuScgClkOutSelect
    - · Container McuRunClockConfig
    - · Parameter McuPreDivSystemClockFrequency
    - · Parameter McuCoreClockFrequency
    - · Parameter McuSystemClockFrequency
    - · Parameter McuBusClockFrequency
    - · Parameter McuFlashClockFrequency
    - · Parameter McuSystemClockSwitch
    - · Parameter McuCoreClockDivider
    - · Parameter McuBusClockDivider
    - · Parameter McuSlowClockDivider
    - · Parameter McuScgClkOutFrequency
    - · Container McuVlprClockConfig
    - · Parameter McuPreDivSystemClockFrequency
    - · Parameter McuCoreClockFrequency
    - · Parameter McuSystemClockFrequency
    - · Parameter McuBusClockFrequency

- · Parameter McuFlashClockFrequency
- · Parameter McuSystemClockSwitch
- · Parameter McuCoreClockDivider
- · Parameter McuBusClockDivider
- · Parameter McuSlowClockDivider
- · Parameter McuScgClkOutFrequency
- · Container McuHsrunClockConfig
- · Parameter McuPreDivSystemClockFrequency
- · Parameter McuCoreClockFrequency
- · Parameter McuSystemClockFrequency
- · Parameter McuBusClockFrequency
- · Parameter McuFlashClockFrequency
- · Parameter McuSystemClockSwitch
- · Parameter McuCoreClockDivider
- · Parameter McuBusClockDivider
- · Parameter McuSlowClockDivider
- · Parameter McuScgClkOutFrequency
- · Container McuSystemOSCClockConfig
- · Parameter McuSOSCUnderMcuControl
- · Parameter McuSOSCFrequency
- · Parameter McuSOSCDiv2Frequency
- · Parameter McuSOSCDiv1Frequency
- · Parameter McuSOSCEnable
- · Parameter McuSOSCClockMonitorResetEnable
- · Parameter McuSOSCClockMonitorEnable
- · Parameter McuSOSCDiv2
- · Parameter McuSOSCDiv1
- · Parameter McuSOSCRangeSelect
- · Parameter McuSOSCHighGainOscillatorSelect
- $\cdot \ \ Parameter \ McuSOSCExternal Reference Select$
- · Container McuSIRCClockConfig
- · Parameter McuSIRCUnderMcuControl
- · Parameter McuSIRCFrequency
- · Parameter McuSIRCDiv2Frequency
- · Parameter McuSIRCDiv1Frequency
- · Parameter McuSIRCEnable
- · Parameter McuSIRCLowPowerEnable
- · Parameter McuSIRCStopEnable
- · Parameter McuSIRCDiv2
- · Parameter McuSIRCDiv1
- · Parameter McuSIRCRangeSelect
- Container McuFIRCClockConfig
- · Parameter McuFIRCUnderMcuControl
- · Parameter McuFIRCFrequency
- · Parameter McuFIRCDiv2Frequency
- · Parameter McuFIRCDiv1Frequency
- · Parameter McuFIRCEnable

- · Parameter McuFIRCRegulatorEnable
- · Parameter McuFIRCDiv2
- · Parameter McuFIRCDiv1
- · Parameter McuFIRCRangeSelect
- · Container McuSystemPll
- · Parameter McuSystemPllUnderMcuControl
- · Parameter McuSPLLFrequency
- · Parameter McuSPLLDiv2Frequency
- · Parameter McuSPLLDiv1Frequency
- · Parameter McuSPLLEnable
- · Parameter McuSPLLClockMonitorResetEnable
- · Parameter McuSPLLClockMonitorEnable
- · Parameter McuSPLLDiv2
- · Parameter McuSPLLDiv1
- · Parameter McuSPLLInputClkPreDivider
- · Parameter McuSPLLReferenceFrequency
- · Parameter McuSPLLInputFrequency
- · Parameter McuSPLLMultiplier
- · Parameter McuSPLLSelectSourceClock
- · Container McuSIMClockConfig
- · Parameter McuSIMUnderMcuControl
- · Parameter McuEIMClockGatingEnable
- · Parameter McuERMClockGatingEnable
- · Parameter McuDMAClockGatingEnable
- · Parameter McuMPUClockGatingEnable
- · Parameter McuMSCMClockGatingEnable
- · Parameter McuGPIOClockGatingEnable
- · Container McuSimChipConfiguration
- · Parameter McuDebugTraceDividerEnable
- · Parameter McuTRACECLKDivider
- · Parameter McuTRACECLKFraction
- · Parameter McuTRACECLKSelect
- · Parameter McuCLKOUTEnable
- · Parameter McuCLKOUTDivider
- · Parameter McuCLKOUTSelect
- · Container McuSimLpoConfiguration
- · Parameter McuRTCClkSelect
- · Parameter McuLPOClkSelect
- · Parameter McuLPO 32KClockEnable
- · Parameter McuLPO\_1KClockEnable
- · Container McuSimFtmConfiguration
- Parameter McuFTM3ExternalClockPinSelect
- · Parameter McuFTM2ExternalClockPinSelect
- ${\bf \cdot \ \, Parameter \,\, McuFTM1External ClockPinSelect}$
- · Parameter McuFTM0ExternalClockPinSelect
- $\cdot \ \ Parameter \ McuFTM7ExternalClockPinSelect$
- · Parameter McuFTM6ExternalClockPinSelect

- · Parameter McuFTM5ExternalClockPinSelect
- · Parameter McuFTM4ExternalClockPinSelect
- · Container McuClkMonitor
- · Container McuClkMonitor 0
- · Parameter McuClockMonitorUnderMcuControl
- · Parameter McuClkMonitorEn
- · Parameter McuCmuName
- · Parameter McuAsyncFHHInterruptEn
- · Parameter McuAsyncFLLInterruptEn
- · Container McuClkMonitor 1
- · Parameter McuClockMonitorUnderMcuControl
- · Parameter McuClkMonitorEn
- · Parameter McuCmuName
- · Parameter McuSyncFHHInterruptEn
- · Parameter McuSyncFLLInterruptEn
- · Container McuPeripheralClockConfig
- $\cdot \ \ Parameter \ McuPeripheral Clock Under McuControl$
- · Parameter McuPerName
- · Parameter McuPeripheralClockEnable
- · Parameter McuPeripheralClockSelect
- · Parameter McuPeripheralClockDivider
- · Parameter McuPeripheralFractionalDivider
- · Parameter McuPeripheralClockFrequency
- · Container McuClockReferencePoint
- · Parameter McuClockReferencePointFrequency
- · Parameter McuClockFrequencySelect
- \* Container McuDemEventParameterRefs
  - $\cdot \ \ \text{Reference MCU\_E\_TIMEOUT\_FAILURE}$
  - · Reference MCU E CLOCK FAILURE
  - $\cdot \ \ \textbf{Reference MCU\_E\_SWITCHMODE\_FAILURE}$
- \* Container McuModeSettingConf
  - · Parameter McuMode
  - · Parameter McuPowerMode
  - · Parameter McuEnableSleepOnExit
- \* Container McuRamSectorSettingConf
  - · Parameter McuRamSectorId
  - · Parameter McuRamDefaultValue
  - $\cdot \ \ Parameter \ McuRam Section Base Address$
  - · Parameter McuRamSectionSize
  - · Parameter McuRamSectionWriteSize
  - · Parameter McuRamSectionBaseAddrLinkerSym
  - · Parameter McuRamSectionSizeLinkerSym
- \* Container McuInterruptEvents
  - · Parameter McuVoltageErrorEvent
  - · Parameter McuAlternateResetEvent
- \* Container McuResetConfig
  - · Parameter McuResetPinFilterBusClockSelect

- $\cdot \ \ Parameter \ McuResetPinFilterInStopMode$
- · Parameter McuResetPinFilterInRunAndWait
- $\cdot \quad Container \ McuSystem Interrupt Enable$
- · Parameter McuResetDelayTime
- · Parameter McuStopAcknowledgeErrorInterrupt
- $\cdot \ \ Parameter \ McuMDMAPSystemResetInterrupt$
- · Parameter McuSoftwareInterrupt
- · Parameter McuCoreLockupInterrupt
- · Parameter McuJTAGResetInterrupt
- · Parameter McuGlobalInterrupt
- · Parameter McuExternalResetPinInterrupt
- · Parameter McuWatchdogInterrupt
- $\cdot \ \ Parameter \ McuCMULossOfClockResetInterrupt$
- · Parameter McuLossOfLockInterrupt
- · Parameter McuLossOfClockInterrupt
- \* Container McuPowerControl
  - $\cdot \ \, Parameter \ \, McuLowVoltageDetectInterruptEnable$
  - $\cdot \ \ Parameter \ McuLowVoltageDetectResetEnable$
  - $\cdot \ \ Parameter \ McuLowVoltage Warning Interrupt Enable$
  - · Parameter McuLPODisable
  - · Parameter McuClockBiasDisable
  - · Parameter McuLowPowerBiasEnable

### 4.1 Module Mcu

Configuration of the MicroController Unit (MCU) module.

Included containers:

- McuGeneralConfiguration
- McuDebugConfiguration
- McuPublishedInformation
- CommonPublishedInformation
- McuModuleConfiguration

Property	Value
type	ECUC-MODULE-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantSupport	true
supportedConfigVariants	VARIANT-POST-BUILD, VARIANT-PRE-COMPILE

# 4.2 Container McuGeneralConfiguration

This container contains the general configuration for the MCU driver.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.3 Parameter McuDevErrorDetect

Pre-processor switch for enabling the default error detection and reporting to the DET.

The switch McuDevErrorDetect shall switch the Default Error Tracer (Det) detection and notification ON or OFF.

The detection of default errors is configurable (ON/OFF) at precompile time.

#define MCU\_DEV\_ERROR\_DETECT (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.4 Parameter McuVersionInfoApi

Pre-processor switch to enable/disable the API to read out the modules version information.

#define MCU\_VERSION\_INFO\_API (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
${\it symbolic} Name Value$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.5 Parameter McuGetRamStateApi

Pre-processor switch to enable/disable the API Mcu\_GetRamState.

#define MCU\_GET\_RAM\_STATE\_API (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

### 4.6 Parameter McuInitClock

If this parameter is set to FALSE, the clock initialization has to be disabled from the MCU driver. This concept

applies when there are some write once clock registers and a bootloader is present. If this parameter is set to TRUE, the MCU driver is responsible of the clock initialization

#define MCU\_INIT\_CLOCK (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	true

### 4.7 Parameter McuNoPll

This parameter shall be set True, if the H/W does not have a PLL or the PLL circuitry is enabled after the power on without S/W intervention. In this case MCU\_DistributePllClock has to be disabled and MCU\_GetPllStatus has to return MCU\_PLL\_STATUS\_UNDEFINED. Otherwise this parameters has to be set False.

#define MCU\_NO\_PLL (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	true

### 4.8 Parameter McuEnterLowPowerMode

If this parameter has been configured to 'TRUE', the function 'Mcu\_SetMode()' shall not be impacted and behave as specified.

If this parameter has been configured to 'FALSE', the function 'Mcu\_SetMode()' shall not perform the transition to any low power modes as are 'STOP' or 'HALT' or any other mode, where the core stops execution.

 $\# define\ MCU\_ENTER\_LOW\_POWER\_MODE\ (STD\_ON)/(STD\_OFF)\ will\ be\ generated\ in\ Mcu\_Cfg.h\ file.$ 

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	true

# 4.9 Parameter McuTimeout

This parameter represents the maximum number of loops for blocking functionality.

The maximum time needed for a MC\_ME transition from DRUN to DRUN with keeping PLL running is 3 ms.

Please take this into consideration when choosing the value for this parameter.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	50000
max	4294967295
min	0

### 4.10 Parameter McuEnableUserModeSupport

When this parameter is enabled, the MDL module will adapt to run from User Mode, with the following measures:

- a) using 'call trusted function' stubs for all internal function calls that access registers requiring supervisor mode.
- b) other module specific measures

for more information, please see chapter 5.7 User Mode Support in IM

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.11 Parameter McuPerformResetApi

Pre-processor switch to enable/disable the use the Mcu\_PerformReset() API.

OFF - Mcu\_PerformReset() API is not used.

ON - Mcu\_PerformReset() API is used.

#define MCU\_PERFORM\_RESET\_API (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
default Value S3	2K1 MCU Driver

### 4.12 Parameter McuCalloutBeforePerformReset

Check this if you want a callout function, called by MCU right before Mcu\_PerformReset().

This parameter is available for configuration only if "McuPerformResetApi" is ON.

#define MCU\_RESET\_CALLOUT\_USED (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# ${\bf 4.13} \quad {\bf Parameter} \ {\bf McuVeryLowPowerStopAbortNotification}$

Function name of callout. This function will be called when entering VLPS is aborted.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	NULL_PTR

## 4.14 Parameter McuPerformResetCallout

Function name of callout.

The field is editable only if "McuCalloutBeforePerformReset" is ON.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	NULL_PTR

## 4.15 Parameter McuCmuNotification

Function pointer to callback function.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	NULL_PTR

## 4.16 Parameter McuCmuErrorIsrUsed

Check this if clock source failure notifications are enabled (i.e. McuModuleConfiguration/McuClockSrcFailureNotification = 'ENABLED').

#define MCU\_CMU\_ERROR\_ISR\_USED (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

### 4.17 Parameter McuErrorIsrNotification

Function name of callout. This function will be called by the error ISR.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	NULL_PTR

### 4.18 Parameter McuDisableRcmInit

To allow integration with non-Autosar Application Initialization so that settings done by AppInit will not to be done again by MCU driver.

If this parameter is set to TRUE, the Reset Control Module (RMC) initialization has to be disabled in the MCU driver.

If this parameter is set to FALSE, the MCU driver is responsible for the Reset Control Module (RMC) initialization.

 $\# define\ POWER\_IP\_DISABLE\_RCM\_INIT\ (STD\_ON)/(STD\_OFF)\ will\ be\ generated\ in\ Power\_Ip\_Cfg\_Defines. In the property of t$ 

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

### 4.19 Parameter McuDisablePmcInit

To allow integration with non-Autosar Application Initialization so that settings done by AppInit will not to be done again by MCU driver.

If this parameter is set to TRUE, the Power Management Controller (PMC) initialization has to be disabled in the MCU driver.

If this parameter is set to FALSE, the MCU driver is responsible for the Power Management Controller (PMC) initialization.

#define POWER\_IP\_DISABLE\_PMC\_INIT (STD\_ON)/(STD\_OFF) will be generated in Power\_Ip\_Cfg\_Defines.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

### 4.20 Parameter McuDisableSmcInit

To allow integration with non-Autosar Application Initialization so that settings done by AppInit will not to be done again by MCU driver.

If this parameter is set to TRUE, the System Mode Controller (SMC) initialization has to be disabled in the MCU driver.

If this parameter is set to FALSE, the MCU driver is responsible for the System Mode Controller (SMC) initialization.

 $\# define\ POWER\_IP\_DISABLE\_SMC\_INIT\ (STD\_ON)/(STD\_OFF)\ will\ be\ generated\ in\ Power\_Ip\_Cfg\_Defines. In the property of t$ 

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

# 4.21 Parameter McuEnableModeChangeNotification

If this parameter is set to TRUE, the Power Driver will send notifications to Clock driver when power mode is changed.

If this parameter is set to FALSE, the Power Driver will not send notifications to Clock driver when power mode is changed.

 $\# define\ POWER\_MODE\_CHANGE\_NOTIFICATION\ (STD\_ON)/(STD\_OFF)\ will\ be\ generated\ in\ Power\_Ip\_Cfg\_Define\ file.$ 

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

## 4.22 Parameter McuTimeoutMethod

McuTimeoutMethod

Configures the timeout method.

Based on this selection a certain timeout method from OsIf will be used in the driver.

Note: If  $OSIF\_COUNTER\_SYSTEM$  or  $OSIF\_COUNTER\_CUSTOM$  are selected make sure the corresponding timer is enabled in OsIf General configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	OSIF_COUNTER_DUMMY
literals	['OSIF_COUNTER_DUMMY', 'OSIF_COUNTER_SYSTEM', 'OSIF_COU⊷ NTER_CUSTOM']

## 4.23 Reference McuEcucPartitionRef

Maps the MCU driver to zero or multiple ECUC partitions to make the

modules API available in this partition.

Tags: atp.Status=draft

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	AUTOSAR_ECUC
lowerMultiplicity	0
upperMultiplicity	Infinite
postBuildVariantMultiplicity	true
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
multiplicity ConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: PRE-COMPILE
${\it requires Symbolic Name Value}$	False
destination	/ AUTOSAR/EcucDefs/EcuC/EcucPartitionCollection/EcucPartition

# 4.24 Container McuDebugConfiguration

This container contains option for non-ASR APIs used for debug or extra-implementation.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.25 Parameter McuDisableDemReportErrorStatus

Enable/Disable the API for reporting the Dem Error.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# ${\bf 4.26} \quad {\bf Parameter} \ {\bf McuGetMidrStructureApi}$

 ${\bf Enable/Disable\ the\ API\ for\ Mcu\_GetMidrStructure}().$ 

Get information from SIUL2 MIDRn registers.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.27 Parameter McuDisableCmuApi

Enable/Disable the API for disabling the clock monitoring unit.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# ${\bf 4.28}\quad {\bf Parameter\ McuEnable Peripheral CMU}$

Enable/Disable Peripheral CMU for S32K11X

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.29 Parameter McuSRAMRetentionConfigApi

Enable/Disable the API for SRAM retention configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.30 Parameter McuGetClockFrequencyApi

Enable/Disable the API for Mcu\_GetClockFrequency().

Return the frequency of a given clock.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.31 Parameter McuGetPowerModeStatetApi

Enable/Disable the API for Get Power Mode state: Mcu\_GetPowerMode\_State().

Get information regarding current power mode, enabled clocks, etc (content of SMC\_PMSTART register).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

### 4.32 Container McuPublishedInformation

Container holding all MCU specific published information parameters.

Included subcontainers:

• McuResetReasonConf

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.33 Container McuResetReasonConf

This container contains the configuration for the different type of reset reason that can be retrieved from Mcu\_GetResetReason Api.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF

Property	Value
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

#### 4.34 Parameter McuResetReason

The parameter represents the different type of reset that a Micro supports. This parameter is referenced by the parameter EcuMResetReason in the ECU State manager module.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	5
max	255
min	0

## 4.35 Container CommonPublishedInformation

Common container, aggregated by all modules.

It contains published information about vendor and versions.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses S32	K1/MCU Driver

## 4.36 Parameter ArReleaseMajorVersion

Major version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	4
max	4
min	4

### 4.37 Parameter ArReleaseMinorVersion

Minor version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	4
max	4
min	4

### 4.38 Parameter ArReleaseRevisionVersion

Revision version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	0
max	0
min	0

### 4.39 Parameter ModuleId

Module ID of this module from Module List.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	101
max	101
min	101

## 4.40 Parameter SwMajorVersion

Major version number of the vendor specific implementation of the module. The numbering is vendor specific.

37

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	1
max	1
min	1

### 4.41 Parameter SwMinorVersion

Minor version number of the vendor specific implementation of the module. The numbering is vendor specific.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	0
max	0
min	0

### 4.42 Parameter SwPatchVersion

Patch level version number of the vendor specific implementation of the module. The numbering is vendor specific.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	1
max	1
min	1

## 4.43 Parameter VendorApiInfix

In driver modules which can be instantiated several times on a single ECU, BSW00347 requires that the name of APIs is extended by the VendorId and a vendor specific name.

This parameter is used to specify the vendor specific name. In total, the Implementation specific name is generated as follows:

E.g. assuming that the VendorId of the implementor is 123 and the implementer chose a VendorApiInfix of "v11r456" a api name

Can\_Write defined in the SWS will translate to Can\_123\_v11r456Write.

This parameter is mandatory for all modules with upper multiplicity >

1. It shall not be used for modules with upper multiplicity =1.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION  S32K1 MCU Driver
defaultValue	S52K1 WICO DIIVEI

### 4.44 Parameter VendorId

Vendor ID of the dedicated implementation of this module according to the AUTOSAR vendor list.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	43
max	43
min	43

## 4.45 Container McuModuleConfiguration

This container contains the configuration for the MCU driver.

Included subcontainers:

- $\bullet \quad McuAllowedModes$
- McuClockSettingConfig
- $\bullet \quad McuDemEventParameterRefs$
- $\bullet \quad McuModeSettingConf$
- McuRamSectorSettingConf
- McuInterruptEvents
- McuResetConfig
- McuPowerControl

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses S32	kਐ/MCU Driver

## 4.46 Parameter McuNumberOfMcuModes

This parameter shall represent the number of Modes available for the MCU (from "McuModeSettingConf" list).

CalculationFormula = Number of configured "McuModeSettingConf".

This parameter is not used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1
max	255
min	1

## 4.47 Parameter McuRamSectors

This parameter shall represent the number of RAM sectors available for the MCU (from "McuRamSectorSettingConf" list).

 $\label{eq:calculation} Calculation Formula = Number\ of\ configured\ "McuRamSectorSettingConf".$ 

This parameter is not used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1
max	4294967295
min	0 2K1 MCU Driver

## 4.48 Parameter McuResetSetting

This parameters applies to the function Mcu\_PerformReset(), which performs a microcontroller reset using the hardware feature of the microcontroller.

Note: This parameter is not used by the current Implementation.

Software Reset occurs when Mcu\_PerformReset() function is called.

This parameter is not used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
multiplicity ComigClasses	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	1
max	255
min	1

## 4.49 Parameter McuRTC\_CLKINFrequencyHz

RTC\_CLKIN Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD

Property	Value
defaultValue	32768.0
max	1000000.0
min	0.0

# ${\bf 4.50 \quad Parameter \; McuTCLK0\_REF\_CLKFrequencyHz}$

TCLK0\_REF\_CLK Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	32000.0
max	2.0E7
min	0.0

# 4.51 Parameter McuTCLK1\_REF\_CLKFrequencyHz

TCLK1\_REF\_CLK Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	32000.0
max	2.0E7
min	0.0

# 4.52 Parameter McuTCLK2\_REF\_CLKFrequencyHz

TCLK2\_REF\_CLK Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	32000.0
max	2.0E7
min	0.0

## 4.53 Parameter McuClockSrcFailureNotification

Enables/Disables clock failure notification.

In case this feature is not supported by HW the setting should be disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

S32K1 MCU Driver

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	DISABLED
literals	['ENABLED', 'DISABLED']

#### 4.54 Container McuAllowedModes

Configures SMC\_PMPROT register. The PMPROT register can be written only once after any system reset.

If the MCU is configured for a disallowed or reserved power mode, the MCU remains in its current power mode.

For example, if the MCU is in normal RUN mode and AVLP is 0, an attempt to enter VLPR mode using PMCTRL[RUNM] is blocked and PMCTRL[RUNM] remains 00b, indicating the MCU is still in Normal Run mode.

Note: Implementation specific Container.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## ${\bf 4.55} \quad {\bf Parameter} \ {\bf McuAllowHighSpeedRunMode}$

This is a write-once parameter

SMC\_PMPROT[AHSRUN] - Allow High Speed Run mode

Provided the appropriate control bits are set up in PMCTRL, this write-once field allows the MCU to enter High Speed Run mode (HSRUN).

0 - HSRUN is not allowed

1 - HSRUN is allowed

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.56 Parameter McuAllowVeryLowPowerModes

This is a write-once parameter

Provided the appropriate control bits are set up in PMCTRL, this write-once field allows the MCU to enter any very-low-power mode (VLPR, and VLPS).

0 - VLPR and VLPS are not allowed.

1 - VLPR and VLPS are allowed.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.57 Container McuClockSettingConfig

This container contains the configuration for the Clock settings of the MCU.

NXP Semiconductors 45

#### S32K1 MCU Driver

#### Included subcontainers:

- McuRunClockConfig
- $\bullet \quad McuVlprClockConfig\\$
- McuHsrunClockConfig
- $\bullet \ \ McuSystemOSCClockConfig$
- $\bullet \ \ McuSIRCClockConfig$
- McuFIRCClockConfig
- $\bullet \quad McuSystemPll \\$
- McuSIMClockConfig
- McuClkMonitor
- $\bullet \quad McuPeripheralClockConfig\\$
- McuClockReferencePoint

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

# 4.58 Parameter McuClockSettingId

The Id of this McuClockSettingConfig to be used as argument for the API call Mcu\_InitClock().

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
${\it symbolicNameValue}$	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	0
max	255
min	0

S32K1 MCU Driver

## 4.59 Parameter McuSysClockUnderMcuControl

0 - System clock tree is NOT under mcu control.

1 - System clock is under mcu control.

If this is set to false, the MCU code will not configure the SCG\_xCCR register when Mcu\_InitClock is called

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.60 Parameter McuScgClkOutSelect

 $SCG\_CLKOUTCNFG[CLKOUTSEL]$  - SCG Clkout Select.

This register controls which SCG clock source is selected to be ported out to the CLKOUT pin.

- 0 SCG SLOW Clock (FLASH\_CLK Clock).
- 1 System OSC
- 2 Slow IRC
- 3 Fast IRC
- 6 System PLL

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP

S32K1 MCU Driver

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SLOW_CLK
literals	['SLOW_CLK', 'SOSC_CLK', 'SIRC_CLK', 'FIRC_CLK', 'SPLL_CLK']

## 4.61 Container McuRunClockConfig

This container configures the system clock source and the system clock dividers

for the core, platform, external and bus clock domains when in Run mode only.

Note: Implementation specific Container.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# 4.62 Parameter McuPreDivSystemClockFrequency

Run Core clock - Pre Divide System Clock Frequency.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: PREDIV\_SYS\_CLK is only available in S32K148.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.6E8
min	2000000.0

# 4.63 Parameter McuCoreClockFrequency

Run Core clock - Clocks the ARM core, divided by DIVCORE bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
unlua Canfor Classes	VARIANT-PRE-COMPILE: PRE-COMPILE
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	8.0E7
min	125000.0

### 4.64 Parameter McuSystemClockFrequency

Run System clock - Clocks the Crossbar, NVIC, Flash controller, FTM and PDB, etc.

RUN\_SYS\_CLK can run up to CORE\_CLK.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8.0E7
max	8.0E7
min	125000.0

## 4.65 Parameter McuBusClockFrequency

Run Bus clock - BUS\_CLK Clocks the Peripherals, divided by DIVBUS bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A

Property	Value
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.0E7
max	4.8E7
min	7812.5

### 4.66 Parameter McuFlashClockFrequency

Run Flash clock - Clocks the flash module, divided by DIVSLOW bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Configuring RUN\_FLASH\_CLK to lower frequencies than 24MHz (S32K11X) and 20Mhz (S32K14xW) and 26.67MHz (S32K14X) adds wait states and no power saving. It is recommended to configure it as close to 24MHz or 20Mhz or 26.67MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2.0E7
max	2.666666E7
min	15625.0

## 4.67 Parameter McuSystemClockSwitch

Run System Clock Select. Configure the SCG\_RCCR[SCS] register field.

The system clock is either:

S32K1 MCU Driver

- System OSC (SCG\_RCCR[SCS]=1)

- Slow IRC (SCG\_RCCR[SCS]=2)

- Fast IRC (SCG\_RCCR[SCS]=3)

- System PLL (SCG\_RCCR[SCS]=6)

Value extracted from Resource: MCU.RunSystemClkSource.List

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['SOSC_CLK', 'SIRC_CLK', 'FIRC_CLK', 'SPLL_CLK']

## 4.68 Parameter McuCoreClockDivider

Configures the  $SCG\_RCCR[DIVCORE]$  bitfield

This parameter represents the core clock divider.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	16
min	1

## 4.69 Parameter McuBusClockDivider

Configures the SCG\_RCCR[DIVBUS] bitfield

This parameter represents the bus clock divider.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	16
min	1

## 4.70 Parameter McuSlowClockDivider

Configures the  $SCG\_RCCR[DIVSLOW]$  bitfield.

This parameter represents the flash clock divider.

Note: Configuring DIVSLOW to lower frequencies than supported flash frequencies mentioned in datasheet (fFLASH) adds wait states and no power saving. It is recommended to configure DIVSLOW as close to fFLASH.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	8
min	1

# 4.71 Parameter McuScgClkOutFrequency

This is frequency of SCG clockout. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
ralua Carafa Classes	VARIANT-PRE-COMPILE: PRE-COMPILE
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1000000.0
max	1.6E8
min	15625.0

# 4.72 Container McuVlprClockConfig

Selects the clock source generating the system clock in VLPR mode.

The clock dividers cannot be changed while in VLPR mode.

They must be programmed prior to entering VLPR mode to guarantee

- the core/system and bus clocks are less than or equal to 4 MHz

- the flash memory clock is less than or equal to 1 MHz.

Note: Implementation specific Container.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.73 Parameter McuPreDivSystemClockFrequency

VLPR Core clock - Pre Divide System Clock Frequency.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: PREDIV\_SYS\_CLK is only available in S32K148.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	8000000.0
min	2000000.0

#### S32K1 MCU Driver

### 4.74 Parameter McuCoreClockFrequency

VLPR Core clock - Clocks the ARM core, divided by DIVCORE bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
relucConfectle gass	VARIANT-PRE-COMPILE: PRE-COMPILE
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1000000.0
max	4000000.0
min	125000.0

## 4.75 Parameter McuSystemClockFrequency

VLPR System clock - Clocks the Crossbar, NVIC, Flash controller, FTM and PDB, etc.

VLPR\_SYS\_CLK can run up to CORE\_CLK.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4000000.0
max	4000000.0
min	125000.0

## 4.76 Parameter McuBusClockFrequency

VLPR Bus clock - BUS\_CLK Clocks the Peripherals, divided by DIVBUS bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
${\it symbolic} Name Value$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4000000.0
max	4000000.0
min	7812.5

# 4.77 Parameter McuFlashClockFrequency

VLPR Flash clock - Clocks the flash module, divided by DIVSLOW bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Configuring VLPR\_FLASH\_CLK to lower frequencies than 1MHz (S32K14X and S32K11X) and 0.25MHz (S32K14xW) adds wait states and no power saving. It is recommended to configure it as close to 1MHz or 0.25MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1000000.0
max	1000000.0
min	15625.0

## 4.78 Parameter McuSystemClockSwitch

VLPR System Clock Select. Configure the SCG\_VCCR[SCS] register field.

The system clock is either:

- Slow IRC (SCG\_VCCR[SCS]=2)

 $\label{lem:condition} \mbox{Value extracted from Resource: MCU.VlprSystemClkSource.List}$ 

The selected clock must be enabled.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SIRC_CLK
literals	['SIRC_CLK']

## 4.79 Parameter McuCoreClockDivider

Configures the  $SCG\_VCCR[DIVCORE]$  bitfield

This parameter represents the core clock divider.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8
max	16
min	1

## 4.80 Parameter McuBusClockDivider

Configures the  $SCG\_VCCR[DIVBUS]$  bitfield

This parameter represents the bus clock divider.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	16
min	1

S32K1 MCU Driver

### 4.81 Parameter McuSlowClockDivider

Configures the SCG\_VCCR[DIVSLOW] bitfield.

This parameter represents the flash clock divider.

Note: Configuring DIVSLOW to lower frequencies than supported flash frequencies mentioned in datasheet (fFLASH) adds wait states and no power saving. It is recommended to configure DIVSLOW as close to fFLASH.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4
max	8
min	1

# 4.82 Parameter McuScgClkOutFrequency

This is frequency of SCG clockout. It is given in Hz.

In VLPR mode, the FIRC, SOSC, SPLL clocks are disabled.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1000000.0
max	1.6E8
min	0.0

## 4.83 Container McuHsrunClockConfig

This container configures the system clock source and the system clock dividers

for the core, platform, external and bus clock domains when in HSRUN mode only.

Note: Implementation specific Container.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.84 Parameter McuPreDivSystemClockFrequency

HSRUN System clock - Pre Divide System Clock Frequency.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note:  $PREDIV_SYS_CLK$  is only available in S32K148.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false

S32K1 MCU Driver

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.6E8
min	4.8E7

## 4.85 Parameter McuCoreClockFrequency

HSRUN Core clock - Clocks the ARM core, divided by DIVCORE bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.12E8
min	3000000.0

# 4.86 Parameter McuSystemClockFrequency

HSRUN System clock - Clocks the Crossbar, NVIC, Flash controller, FTM and PDB, etc.

HSRUN\_SYS\_CLK can run up to CORE\_CLK.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1.12E8
max	1.12E8
min	3000000.0

## 4.87 Parameter McuBusClockFrequency

HSRUN Bus clock - BUS\_CLK Clocks the Peripherals, divided by DIVBUS bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	5.6E7
max	5.6E7
min	187500.0

S32K1 MCU Driver

### 4.88 Parameter McuFlashClockFrequency

HSRUN Flash clock - Clocks the flash module, divided by DIVSLOW bits inside SCG

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Configuring HSRUN\_FLASH\_CLK to lower frequencies than 28MHz adds wait states and no power saving. It is recommended to configure it as close to 28MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2.8E7
max	2.8E7
min	375000.0

## 4.89 Parameter McuSystemClockSwitch

HSRUN System Clock Select. Configure the SCG\_HCCR[SCS] register field.

The system clock is either:

- Fast IRC (SCG\_HCCR[SCS]=3)
- System PLL (SCG\_HCCR[SCS]=6)

Value extracted from Resource: MCU.HsrunSystemClkSource.List

The selected clock must be enabled.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'SPLL_CLK']

### 4.90 Parameter McuCoreClockDivider

Configures the  $SCG\_HCCR[DIVCORE]$  bitfield

This parameter represents the core clock divider.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	16
min	1

### 4.91 Parameter McuBusClockDivider

Configures the SCG\_HCCR[DIVBUS] bitfield

This parameter represents the bus clock divider.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	16
min	1

### 4.92 Parameter McuSlowClockDivider

Configures the  $SCG\_HCCR[DIVSLOW]$  bitfield.

This parameter represents the flash clock divider.

Note: Configuring DIVSLOW to lower frequencies than supported flash frequencies mentioned in datasheet (fFLASH) adds wait states and no power saving. It is recommended to configure DIVSLOW as close to fFLASH.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	8
min	1

# 4.93 Parameter McuScgClkOutFrequency

This is frequency of SCG clockout. It is given in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1000000.0
max	1.6E8
min	375000.0

## 4.94 Container McuSystemOSCClockConfig

Configures System OSC registers.

Note: Implementation specific Container.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.95 Parameter McuSOSCUnderMcuControl

0 - System OSC is NOT under mcu control.

1 - System OSC is under mcu control.

If this is set to false, the MCU code will not configure the SOSC registers when Mcu\_InitClock is called

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	true

# 4.96 Parameter McuSOSCFrequency

This is the SOSC frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

If PLL is used, then oscillator needs to be in high range only,  $SCG\_SOSCCFG[RANGE]$  on 11 as used in reference clock.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	4.0E7
min	4000000.0

## 4.97 Parameter McuSOSCDiv2Frequency

This is the SOSC Divider 2 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 40 MHz or less in RUN/HSRUN mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	4.0E7
min	62500.0

# 4.98 Parameter McuSOSCDiv1Frequency

This is the SOSC Divider 1 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 40 MHz or less in RUN/HSRUN mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	4.0E7
min	62500.0

### 4.99 Parameter McuSOSCEnable

 $SCG\_SOSCCSR[SOSCEN]$  - System OSC Enable

0 - System OSC is disabled.

1 - System OSC is enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.100 Parameter McuSOSCClockMonitorResetEnable

 $SCG\_SOSCCSR[SOSCCMRE]$  - System OSC Clock Monitor Reset Enable

0 - Clock Monitor generates interrupt when error detected.

1 - Clock Monitor generates reset when error detected.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.101 Parameter McuSOSCClockMonitorEnable

SCG\_SOSCCSR[SOSCCM] - System OSC Clock Monitor

Enables the clock monitor, if the clock source is disabled in a low power mode then the clock monitor is also disabled in the low power mode. When the clock monitor is disabled in a low power mode, it remains disabled until the clock valid flag is set following exit from the low power mode.

0 - System OSC Clock Monitor is disabled.

1 - System OSC Clock Monitor is enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.102 Parameter McuSOSCDiv2

 $Configures\ SCG\_SOSCDIV[SOSCDIV2].$ 

System OSC Clock Divide 2.

Clock divider 2 for System OSC. Used by bus clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	64
min	0

### 4.103 Parameter McuSOSCDiv1

Configures SCG\_SOSCDIV[SOSCDIV1]

System OSC Clock Divide 1.

Clock divider 1 for System OSC. Used to generate the system clock source and by platform clock modules that need an asynchronous clock source.

0 - Output disabled.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	64
min	0

## 4.104 Parameter McuSOSCRangeSelect

 $SCG\_SOSCCFG[RANGE]$  - System OSC Range Select

Selects the frequency range for the system crystal oscillator (OSC)

NOTE The following constraints are not checked by the xdm schema:

If PLL is used, then oscillator needs to be in high range only,  $SCG\_SOSCCFG[RANGE]$  on 11 as used in reference clock.

- Medium frequency range selected for the crytstal oscillator of 4 MHz to 8 MHz.
- High frequency range selected for the crystal oscillator of 8 MHz to 40 MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	HIGH_FREQ_RANGE
literals	['MEDIUM_FREQ_RANGE', 'HIGH_FREQ_RANGE']

## 4.105 Parameter McuSOSCHighGainOscillatorSelect

SCG\_SOSCCFG[HGO] - High Gain Oscillator Select

Controls the crystal oscillator power mode of operations.

unchecked - Configure crystal oscillator for low-power operation

checked - Configure crystal oscillator for high-gain operation

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.106 Parameter McuSOSCExternalReferenceSelect

SCG\_SOSCCFG[EREFS] - External Reference Select

Selects the source for the external reference clock.

unchecked - Internal oscillator of OSC requested.

checked - External reference clock from PAD pin selected

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

75

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.107 Container McuSIRCClockConfig

Configures Slow IRC (SIRC) registers.

Note: Implementation specific Container.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.108 Parameter McuSIRCUnderMcuControl

0 - Slow IRC is NOT under mcu control.

1 - Slow IRC is under mcu control.

If this is set to false, the MCU code will not configure the SIRC registers when Mcu\_InitClock is called

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.109 Parameter McuSIRCFrequency

This is the SIRC frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConngClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	8000000.0
min	2000000.0

# 4.110 Parameter McuSIRCDiv2Frequency

This is the SIRC Divider 2 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 8 MHz or less.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4000000.0
max	8000000.0
min	32150.0

# 4.111 Parameter McuSIRCDiv1Frequency

This is the SIRC Divider 1 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 8 MHz or less in RUN/HSRUN mode and to 4 MHz or less in VLPR mode.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	8000000.0
min	32150.0

### 4.112 Parameter McuSIRCEnable

 $SCG\_SIRCCSR[SIRCEN]$  - Slow IRC Enable

0 - Slow IRC is disabled.

1 - Slow IRC is enabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.113 Parameter McuSIRCLowPowerEnable

 $SCG\_SIRCCSR[SIRCLPEN]$  - Slow IRC Low Power Enable

0 - Slow IRC is disabled in VLP modes.

1 - Slow IRC is enabled in VLP modes.

SCG\_SIRCCSR[SIRCLPEN] bit field is applicable for VLPS mode only.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.114 Parameter McuSIRCStopEnable

 $SCG\_SIRCCSR[SIRCSTEN]$  - Slow IRC Enable

0 - Slow IRC is disabled.

1 - Slow IRC is enabled.

SCG\_SIRCCSR[SIRCSTEN] bit field is not applicable and should be ignored.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.115 Parameter McuSIRCDiv2

 $Configures\ SCG\_SIRCDIV[SIRCDIV2].$ 

Slow IRC Clock Divider 2.

Clock divider 2 for Slow IRC. Used by bus clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	64
min S3	0 2K1 MCU Driver

81

### 4.116 Parameter McuSIRCDiv1

 $Configures\ SCG\_SIRCDIV[SIRCDIV1].$ 

Slow IRC Clock Divider 1.

Clock divider 1 for Slow IRC. Used to generate the system clock source and by platform clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	64
min	0

# 4.117 Parameter McuSIRCRangeSelect

 $SCG\_SIRCCFG[RANGE]$  - Selects the Frequency Range

Slow IRC low range clock (2 MHz)

Slow IRC high range clock (8 MHz)

Note: The SIRC clock is chosen as source clock that must be sacrificed to be ON at all times.

Add addition, Software should not configure the SCG\_SIRCCFG[RANGE] to any value other than HIGH\_RANGE\_CLOCK.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	HIGH_RANGE_CLOCK
literals	['LOW_RANGE_CLOCK', 'HIGH_RANGE_CLOCK']

# 4.118 Container McuFIRCClockConfig

Configures Fast IRC (FIRC) registers.

Note: Implementation specific Container.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.119 Parameter McuFIRCUnderMcuControl

- 0 Fast IRC is NOT under mcu control.
- 1 Fast IRC is under mcu control.

If this is set to false, the MCU code will not configure the FIRC registers when Mcu\_InitClock is called

83

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.120 Parameter McuFIRCFrequency

This is the FIRC frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

Note: Implementation specific Container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	6.0E7
min	4.8E7

# 4.121 Parameter McuFIRCDiv2Frequency

This is the FIRC Divider 2 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 48 MHz or less in RUN/HSRUN mode.

Note: Implementation specific Container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2.4E7
max	4.8E7
min	750000.0

## 4.122 Parameter McuFIRCDiv1Frequency

This is the FIRC Divider 1 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 48 MHz or less in RUN/HSRUN mode.

Note: Implementation specific Container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	4.8E7
min	750000.0

### 4.123 Parameter McuFIRCEnable

 $SCG\_FIRCCSR[FIRCEN]$  - Fast IRC Enable

0 - Fast IRC is disabled.

1 - Fast IRC is enabled.

Note: Implementation specific Container.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.124 Parameter McuFIRCRegulatorEnable

Fast IRC Regulator Enable

0 - Fast IRC Regulator is disabled.(SCG\_FIRCCSR[FIRCREGOFF] = 1)

1 - Fast IRC Regulator is enabled.( $SCG\_FIRCCSR[FIRCREGOFF] = 0$ )

When Fast IRC is used, FIRCREGOFF must be 0. Fast IRC cannot be operated with FIRCREGOFF=1.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue S3	2K1 MCU Driver

### 4.125 Parameter McuFIRCDiv2

Configures SCG\_FIRCDIV[FIRCDIV2]

Fast IRC Clock Divider 2.

Clock divider 2 for the Fast IRC. Used by bus clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	64
min	0

### 4.126 Parameter McuFIRCDiv1

Configures  $SCG\_FIRCDIV[FIRCDIV1]$ 

Fast IRC Clock Divider 1.

Clock divider 1 for Fast IRC. Used to generate the system clock source and by platform clock modules that need an asynchronous clock source.

0 - Output disabled.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	64
min	0

## 4.127 Parameter McuFIRCRangeSelect

 $\operatorname{SCG\_FIRCCFG}[\operatorname{RANGE}]$  - Selects the Frequency Range.

 $00\mathrm{b}$  - Fast IRC is trimmed to 48 MHz.

01b - Reserved.

10b - Reserved.

11b - Reserved.

Note: Software should not configure the SCG\_FIRCCFG[RANGE] to any value other than Fast IRC is trimmed to 48 MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TRIMMED_TO_48MHZ
literals	['TRIMMED_TO_48MHZ']

### 4.128 Container McuSystemPll

This container provides the specific configuration for the System PLL.

Note: Implementation Specific Container.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# 4.129 Parameter McuSystemPllUnderMcuControl

Set this to TRUE if System PLL is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock refference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.130 Parameter McuSPLLFrequency

This is the System PLL frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

Note: Pll\_freq = (McuSPLLReferenceFrequency \* McuSPLLMultiplier)/2

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	9.6E7
max	1.6E8
min	9.0E7

# 4.131 Parameter McuSPLLDiv2Frequency

This is the System PLL Divider 2 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 40 MHz or less in RUN mode and 56 MHz or less in HSRUN mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.6E7
min	1406250.0

# 4.132 Parameter McuSPLLDiv1Frequency

This is the System PLL Divider 1 frequency for the specific instance of the

McuClockReferencePoint container. It is expressed in Hz.

This should be configured to 80MHz or less in RUN mode and to 112 MHz or less in HSRUN mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	9.6E7
max	1.12E8
min	1406250.0

### 4.133 Parameter McuSPLLEnable

 $SCG\_SPLLCSR[SPLLEN]$  - System PLL Enable

0 - System PLL is disabled.

1 -  $\mbox{System}$  PLL is enabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.134 Parameter McuSPLLClockMonitorResetEnable

SCG\_SPLLCSR[SPLLCMRE] - System PLL Clock Monitor Reset Enable

- 0 Clock Monitor generates interrupt when error detected.
- 1 Clock Monitor generates reset when error detected.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

### 4.135 Parameter McuSPLLClockMonitorEnable

 $SCG\_SPLLCSR[SPLLCM]$  - System PLL Clock Monitor

Enables the clock monitor, if the clock source is disabled in a low power mode then the clock monitor is

also disabled in the low power mode. When the clock monitor is disabled in a low power mode, it remains disabled until the clock valid flag is set following exit from the low power mode.

- 0 RTC OSC Clock Monitor is disabled.
- 1 RTC OSC Clock Monitor is enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.136 Parameter McuSPLLDiv2

Configures SCG\_SPLLDIV[SPLLDIV2].

System PLL Clock Divider 2.

Clock divider 2 for System PLL. Used by bus clock modules that need an asynchronous clock source.

0 - Output disabled.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComingClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue S3	2 2K1 MCU Driver
max	64 NX
min	0

### 4.137 Parameter McuSPLLDiv1

Configures SCG\_SPLLDIV[SPLLDIV1]

System PLL Clock Divider 1.

Clock divider 1 for System PLL. Used to generate the system clock source and by platform clock modules that need an asynchronous clock source.

0 - Output disabled.

Note: Implementation specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	64
min	0

# 4.138 Parameter McuSPLLInputClkPreDivider

PLL Reference Clock Divider.

Set the SPLL:  $SCG\_SPLLCFG[PREDIV]$  field register.

Selects the amount to divide down the reference clock for the System PLL. The resulting frequency must be in the range of  $8~\mathrm{MHz}$  to  $50~\mathrm{MHz}$ .

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	8
min	1

# 4.139 Parameter McuSPLLReferenceFrequency

 $\ensuremath{\mathsf{FSPLL\_REF}}$  is PLL reference frequency range after the PREDIV.

 $\label{eq:final_final_final} F = McuSPLLInputClkPreDivider.$ 

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	1.6E7
min	8000000.0

# 4.140 Parameter McuSPLLInputFrequency

FSPLL\_Input is PLL input frequency range before the PREDIV.

For S32K1XX, the valid range is [0 ... 40] MHz.

For S32R14xW, the valid range is  $[0 \dots 48]$  MHz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	4.0E7
min	8000000.0

# 4.141 Parameter McuSPLLMultiplier

System PLL Multiplier.

Set the  $SCG\_SPLLCFG[MULT]$  field register.

Valid range is in [16..47].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	24
max	47
min	16

### 4.142 Parameter McuSPLLSelectSourceClock

SPLLCFG[SOURCE]: System PLL Clock Source.

Configures the input clock source for the System PLL.

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SOSC_CLK
literals	['SOSC_CLK']

# 4.143 Container McuSIMClockConfig

Configures SIM\_CHIPCTL[TRACECLK\_SEL], SIM\_CHIPCTL[CLKOUTSEL] bits and SIM\_PLATGC and SIM\_CLKDIV4 registers.

Note: Implementation specific Container.

Included subcontainers:

- McuSimChipConfiguration
- $\bullet \quad McuSimLpoConfiguration \\$
- $\bullet \ \ McuSimFtmConfiguration$

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.144 Parameter McuSIMUnderMcuControl

0 - SIM is NOT under mcu control.

1 - SIM is under mcu control.

If this is set to false, the MCU code will not configure the SIM registers when Mcu\_InitClock is called

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.145 Parameter McuEIMClockGatingEnable

 $\operatorname{SIM\_PLATCGC}[\operatorname{CGCEIM}]$  -  $\operatorname{EIM}$  Clock Gating Control

Controls the clock gating to the EIM.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue S3	2K1eMCU Driver

## 4.146 Parameter McuERMClockGatingEnable

 $SIM\_PLATCGC[CGCERM]$  - ERM Clock Gating Control

Controls the clock gating to the ERM.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.147 Parameter McuDMAClockGatingEnable

SIM\_PLATCGC[CGCDMA] - DMA Clock Gating Control

Controls the clock gating to the DMA module.

0 - Clock disabled.

1 - Clock enabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.148 Parameter McuMPUClockGatingEnable

SIM\_PLATCGC[CGCMPU] - MPU Clock Gating Control

Controls the clock gating to the MPU module.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.149 Parameter McuMSCMClockGatingEnable

SIM\_PLATCGC[CGCMSCM] - MSCM Clock Gating Control

Controls the clock gating to the MSCM module.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter.

NXP Semiconductors 99

#### S32K1 MCU Driver

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.150 Parameter McuGPIOClockGatingEnable

 $\operatorname{SIM\_PLATCGC}[\operatorname{CGCGPIO}]$  - GPIO Clock Gating Control

Controls the clock gating to the GPIO module.

0 - Clock disabled.

1 - Clock enabled.

Note: Implementation Specific Parameter. This bit is available in S32K11X variants only

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.151 Container McuSimChipConfiguration

This container contains the configuration for the SIM\_CHIPCTL registers.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.152 Parameter McuDebugTraceDividerEnable

 $SIM\_CLKDIV4[TRACEDIVEN]$  - Debug Trace Divider Control

- 0 Debug trace divider disabled.
- 1 Debug trace divider enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.153 Parameter McuTRACECLKDivider

Configures the SIM\_CLKDIV4[TRACEDIV] bitfield

Trace clock divider divisor - This field sets the divide value for the fractional clock divider used as a source for trace clock. The source clock for the trace clock is set by the SIM\_CHIPCTRL[TRACECLK\_SEL]. Divider output clock = Divider input clock \* [(TRACEFRAC+1)/(TRACEDIV+1)].

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	8
min	1

#### 4.154 Parameter McuTRACECLKFraction

Configures the SIM\_CLKDIV4[TRACEFRAC] bitfield

This field value is TRACEFRAC+1.

Trace clock divider fraction - This field sets the divide value for the fractional clock divider used as a source for trace clock. The source clock for the trace clock is set by the SIM\_CHIPCTRL[TRACECLK\_SEL]. Divider output clock = Divider input clock \* [(TRACEFRAC+1)/(TRACEDIV+1)].

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
${\it symbolic} Name Value$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	2
min	1

## 4.155 Parameter McuTRACECLKSelect

 $\operatorname{SIM\_CHIPCTL}[\operatorname{TRACECLK\_SEL}]$  - Debug trace clock select

Selects core clock or platform clock as the trace clock source.

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	CORE_CLK
literals	['CORE_CLK']

### 4.156 Parameter McuCLKOUTEnable

 $SIM\_CHIPCTL[CLKOUTEN]$  - CLKOUT enable

unchecked - Clockout disabled.

checked - Clockout enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue S3	2KT MCU Driver

### 4.157 Parameter McuCLKOUTDivider

Configures the SIM\_CHIPCTL[CLKOUTDIV] bitfield

CLKOUT Divide Ratio.

Note: implementation specific parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	8
min	1

#### 4.158 Parameter McuCLKOUTSelect

 ${\tt SIM\_CHIPCTL[CLKOUTSEL] - CLKOUT\ select}$ 

Selects the clock to output on the CLKOUT pin.

- 0 SCG\_CLKOUT
- 2 SOSC\_DIV2
- $4 \text{ SIRC\_DIV2}$
- 5 For S32K148: QSPI\_SFIF\_CLK\_HYP\_PREMUX\_CLK: Divide by 2 clock (configured through SCLKCONFIG[5]) for HyperRAM going to sfif clock to QSPI; For others: Reserved
- $6 ext{ FIRC\_DIV2}$
- 7 HCLK
- 8 For S32K14x: SPLL\_DIV2\_CLK For S32K11x: Reserved
- 9 BUS\_CLK
- A LPO\_128K\_CLK

B For S32K148: QSPI\_CLK; For others: Reserved

C LPO\_CLK as selected by SIM\_LPOCLKS[LPOCLKSEL]

D For S32K148: QSPI\_SFIF\_CLK; For others: Reserved

E RTC\_CLK as selected by SIM CLK 32 KHz Select

F For S32K148: QSPI\_2xSFIF\_CLK; For others: Reserved

The selected clock must be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SCG_CLKOUT_CLK
literals	['SCG_CLKOUT_CLK', 'SOSCDIV2_CLK', 'SIRCDIV2_CLK', 'QSPI_SFI←
	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
	CLK', 'BUS_CLK', 'LPO_128K_CLK', 'QSPI_CLK', 'LPO_CLK', 'QSPI_S↔
	FIF_CLK', 'RTC_CLK', 'QSPI_2xSFIF_CLK']

## 4.159 Container McuSimLpoConfiguration

This container contains the configuration for the SIM\_LPOCLKS registers.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

S32K1 MCU Driver

#### 4.160 Parameter McuRTCClkSelect

This is a write-once parameter

SIM\_LPOCLKS[RTCCLKSEL] - 32 kHz clock source select.

Selects 32 kHz clock source for peripherals.

- $0 SOSCDIV1\_CLK$
- 1 32 kHz LPO clock
- 2 32 kHz RTC\_CLKIN clock
- 3 FIRCDIV1\_CLK

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SOSCDIV1_CLK
literals	['SOSCDIV1_CLK', 'LPO_32K_CLK', 'RTC_CLKIN', 'FIRCDIV1_CLK']

## 4.161 Parameter McuLPOClkSelect

This is a write-once parameter

 $\operatorname{SIM\_LPOCLKS[LPOCLKSEL]}$  - LPO clock source select

Selects LPO clock source for peripherals

- 0 128 kHz LPO clock
- 1 No clock
- 2  $32~\mathrm{kHz}$  LPO clock which is divided by the  $128~\mathrm{kHz}$  LPO clock
- 3  $1~\mathrm{kHz}$  LPO clock which is divided by the 128 kHz LPO clock

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	LPO_128K_CLK
literals	['LPO_128K_CLK', 'LPO_32K_CLK', 'LPO_1K_CLK']

# ${\bf 4.162 \quad Parameter \ McuLPO\_32KClockEnable}$

This is a write-once parameter

 $SIM\_LPOCLKS[LPO32KCLKEN]$  - 32 kHz LPO clock enable

0 - Disable 32 kHz LPO clock output

1 - Enable 32 kHz LPO clock output

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# ${\bf 4.163 \quad Parameter \ McuLPO\_1KClockEnable}$

This is a write-once parameter

S32K1 MCU Driver

 $SIM\_LPOCLKS[LPO1KCLKEN]$  - 1 kHz LPO clock enable

0 - Disable 1 kHz LPO clock output

1 - Enable 1 kHz LPO clock output

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.164 Container McuSimFtmConfiguration

This container contains the configuration for the SIM\_FTMOPT0 registers.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.165 Parameter McuFTM3ExternalClockPinSelect

 ${\rm SIM\_FTMOPT0[FTM3CLKSEL] - FTM3 \ External \ Clock \ Pin \ Select}$ 

Selects the external pin used to drive the clock to the FTM3 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

- 0 FTM3 external clock driven by TCLK0 pin.
- 1 FTM3 external clock driven by TCLK1 pin.
- 2 FTM3 external clock driven by TCLK2 pin.
- 3 No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

#### 4.166 Parameter McuFTM2ExternalClockPinSelect

SIM\_FTMOPT0[FTM2CLKSEL] - FTM2 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM2 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

- 0 FTM2 external clock driven by TCLK0 pin.
- 1 FTM2 external clock driven by TCLK1 pin.
- 2 FTM2 external clock driven by TCLK2 pin.
- 3 No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

### 4.167 Parameter McuFTM1ExternalClockPinSelect

 $\operatorname{SIM\_FTMOPT0}[\operatorname{FTM1CLKSEL}]$  - FTM1 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM1 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

- 0 FTM1 external clock driven by TCLK0 pin.
- 1 FTM1 external clock driven by TCLK1 pin.
- 2 FTM1 external clock driven by TCLK2 pin.
- 3 No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']  S32K1 MCU Driver

#### 4.168 Parameter McuFTM0ExternalClockPinSelect

 $SIM\_FTMOPT0[FTM0CLKSEL]$  - FTM0 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM0 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

- 0 FTM0 external clock driven by TCLK0 pin.
- 1 FTM0 external clock driven by TCLK1 pin.
- 2 FTM0 external clock driven by TCLK2 pin.
- 3 No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

#### 4.169 Parameter McuFTM7ExternalClockPinSelect

SIM\_FTMOPT0[FTM7CLKSEL] - FTM7 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM7 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

- 0 FTM7 external clock driven by TCLK0 pin.
- 1 FTM7 external clock driven by TCLK1 pin.
- 2 FTM7 external clock driven by TCLK2 pin.
- 3 No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

### 4.170 Parameter McuFTM6ExternalClockPinSelect

 $\operatorname{SIM\_FTMOPT0}[\operatorname{FTM6CLKSEL}]$  - FTM6 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM6 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

- 0 FTM6 external clock driven by TCLK0 pin.
- 1 FTM6 external clock driven by TCLK1 pin.
- 2 FTM6 external clock driven by TCLK2 pin.
- 3 No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']  S32K1 MCU Driver

#### 4.171 Parameter McuFTM5ExternalClockPinSelect

 $SIM\_FTMOPT0[FTM5CLKSEL]$  - FTM5 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM5 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

- 0 FTM5 external clock driven by TCLK0 pin.
- 1 FTM5 external clock driven by TCLK1 pin.
- 2 FTM5 external clock driven by TCLK2 pin.
- 3 No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

#### 4.172 Parameter McuFTM4ExternalClockPinSelect

SIM\_FTMOPT0[FTM7CLKSEL] - FTM4 External Clock Pin Select

Selects the external pin used to drive the clock to the FTM4 module.

The selected pin must also be configured for the FTM external clock function through the appropriate Pin Control Register in the Port Control module.

- 0 FTM4 external clock driven by TCLK0 pin.
- 1 FTM4 external clock driven by TCLK1 pin.
- 2 FTM4 external clock driven by TCLK2 pin.
- 3 No clock input.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	TCLK0_PIN
literals	['TCLK0_PIN', 'TCLK1_PIN', 'TCLK2_PIN', 'NO_CLOCK']

### 4.173 Container McuClkMonitor

This container contains the specific configuration (parameters) of the Clock Monitor Unit.

Each CMU is independently programmed. SIRC is used as the clock monitor references.

Detailed information on the CMUs can be found in the Clock Monitor Unit chapter.

This parameter is enabled only if "McuClockSrcFailureNotification" is enabled.

This container only for S32K11x derivatives.

Note: Implementation Specific Parameter.

Included subcontainers:

- McuClkMonitor\_0
- McuClkMonitor\_1

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.174 Container McuClkMonitor\_0

This container contains the specific configuration (parameters) of the Monitor\_0.

Clock Monitor Unit for Motor Clock.

This parameter is enabled only if "McuClockSrcFailureNotification" is enabled.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.175 Parameter McuClockMonitorUnderMcuControl

Set this to TRUE if this clock monitor is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

This container only for S32K11x derivatives.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

S32K1 MCU Driver

## 4.176 Parameter McuClkMonitorEn

Enables/Disables the clock monitor (CMU\_FC\_GCR[FCE]).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.177 Parameter McuCmuName

This is the name of the CMU0.

With name convention: CMU\_FC\_[Number Of CMU Unit]\_[Name of Monitored clock].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	CMU_FC_0_FIRC_MON1_CLK
literals	['CMU_FC_0_FIRC_MON1_CLK']

## 4.178 Parameter McuAsyncFHHInterruptEn

This field is used to enable/disable FHH asynchronous interrupt at the module boundary. (CMU\_FC\_IER[FHHAIE]).

- 0 Asynchronous FHH Interrupt is Disabled
- 1 Asynchronous FHH Interrupt is Enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# ${\bf 4.179} \quad {\bf Parameter} \ {\bf McuAsyncFLLInterruptEn}$

This field is used to enable/disable FLL asynchronous interrupt at the module boundary. (CMU\_FC\_IER[FLLAIE]).

- 0 Asynchronous FLL Interrupt is Disabled
- 1 Asynchronous FLL Interrupt is Enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue S3	2Kl <sub>se</sub> MCU Driver

## 4.180 Container McuClkMonitor\_1

This container contains the specific configuration (parameters) of the Monitor\_1.

Clock Monitor Unit for Motor Clock.

This parameter is enabled only if "McuClockSrcFailureNotification" is enabled.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.181 Parameter McuClockMonitorUnderMcuControl

Set this to TRUE if this clock monitor is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

This container only for S32K11x derivatives.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

S32K1 MCU Driver

## 4.182 Parameter McuClkMonitorEn

Enables/Disables the clock monitor (CMU\_FC\_GCR[FCE]).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.183 Parameter McuCmuName

This is the name of the CMU1.

With name convention: CMU\_FC\_[Number Of CMU Unit]\_[Name of Monitored clock].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	CMU_FC_1_FIRC_MON2_CLK
literals	['CMU_FC_1_FIRC_MON2_CLK']

## 4.184 Parameter McuSyncFHHInterruptEn

This field is used to enable/disable FHH synchronous interrupt at the module boundary. (CMU\_FC\_IER[FHHIE]).

- 0 Synchronous FHH Interrupt is Disabled
- 1 Synchronous FHH Interrupt is Enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# ${\bf 4.185} \quad {\bf Parameter} \ {\bf McuSyncFLLInterruptEn}$

This field is used to enable/disable FLL synchronous interrupt at the module boundary. (CMU\_FC\_IER[FLLIE]).

- 0 Synchronous FLL Interrupt is Disabled
- 1 Synchronous FLL Interrupt is Enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue S3	2Kl <sub>se</sub> MCU Driver

## 4.186 Container McuPeripheralClockConfig

This contains the combination for current peripheral in Run and LowPower Mode.

Note: Implementation Specific Container.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	41
upperMultiplicity	41
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.187 Parameter McuPeripheralClockUnderMcuControl

0 - Peripheral Clock is NOT under mcu control.

1 - Peripheral Clock is under mcu control.

If this is set to false, the MCU code will not configure the PCC registers when Mcu\_InitClock is called

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	true

## 4.188 Parameter McuPerName

This is the name of the peripheral.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FTFC
literals	['FTFC', 'DMAMUX0', 'FLEXCAN0', 'FLEXCAN1', 'FTM3', 'ADC1', 'FLEXCAN2', 'LPSPI0', 'LPSPI1', 'LPSPI2', 'PDB1', 'CRC0', 'PDB0', 'LPIT0', 'FTCM0', 'FTM1', 'FTM2', 'ADC0', 'RTC0', 'LPTMR0', 'PORTA', 'PORTB', 'POCTC', 'PORTD', 'PORTE', 'SAI0', 'SAI1', 'FlexIO', 'EWM0', 'LPI2C0', 'LPI2CC', 'LPUART0', 'LPUART1', 'LPUART2', 'FTM4', 'FTM5', 'FTM6', 'FTM7', 'CMP0', 'QSPI', 'ENET']

# 4.189 Parameter McuPeripheralClockEnable

Sets  $PCC_[peripheral][CGC]$  bit.

This read/write bit enables the clock for the peripheral.

- 0 Clock disabled.
- 1 Clock enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

S32K1 MCU Driver

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.190 Parameter McuPeripheralClockSelect

Configures PCC\_[peripheral][PCS].

This is used for peripherals that support various clock selections.

If the peripheral does not support various clock selections the field won't be editable.

This field can only be written when the CGC bit is 0 (clock disabled). Likewise, if the INUSE flag is set, this field is locked.

- 0 Clock is off (or external clock as selected by FTMnCLKSEL for FTM modules).
- 1 SOSCDIV2\_CLK (SOCDIV1\_CLK for FTM modules)
- 2 SIRCDIV2\_CLK (SIRCDIV1\_CLK for FTM modules)
- 3 FIRCDIV2\_CLK (FIRCDIV1\_CLK for FTM modules)
- 6 SPLLDIV2\_CLK (SPLLDIV1\_CLK for FTM modules)

The selected clock must be enabled.

Note: Please make sure that the divider of clock source is not 0.

If the field is not editable, it means the bit field is read only and the value will not be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	CLOCK_IS_OFF
literals	['CLOCK IS OFF', 'SOSC', 'SIRC', 'FIRC', 'SPLL']

#### 4.191 Parameter McuPeripheralClockDivider

Configures PCC\_[peripheral][PCD].

This is used for peripherals that require a clock divider. At SOC integration, each peripheral is assigned either a divider or not.

This field can only be written when the CGC bit is 0 (clock disabled). Likewise, if the INUSE flag is set, this field is locked.

Allowed values are from 1 to 8.

Note: Implementation Specific Parameter.

If the field is not editable, it means the bit field is read only and the value will not be used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	8
min	1

## 4.192 Parameter McuPeripheralFractionalDivider

Configures PCC\_[peripheral][FRAC].

This field value is FRAC+1.

This sets the fraction multiply value for the fractional clock divider used as a clock source. Divider output clock = Divider input clock x [(FRAC+1)/(DIV+1)].

This field can only be written when the CGC bit is 0 (clock disabled). Likewise, if the INUSE flag is set, this field is locked.

- 1 Fractional Multiply value is 1.
- 2 Fractional Multiply value is  $2. \,$

Note: Implementation Specific Parameter.

If the field is not editable, it means the bit field is read only and the value will not be used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	2
min	1

## 4.193 Parameter McuPeripheralClockFrequency

Divider output clock = Divider input clock x [(FRAC+1)/(DIV+1)].

This is only calculated if the clock source is selectable and if the peripheral is enabled.

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Note: The maximum frequency of LPUARTx, LPSPIx, LPI2Cx, FlexIO, LPTMR0 and LPIT0 are governed by BUS\_CLK,

FTMx are governed by SYS\_CLK, ADCx are 50MHz but always less than BUS\_CLK.

So please check configuration value is fit for SYS\_CLK and BUS\_CLK values correspond to MCU mode.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max S3	2K1 <sup>2F8</sup> CU Driver
min	0.0

#### Container McuClockReferencePoint 4.194

This container defines a reference point in the Mcu Clock tree. It defines the frequency which then can be used by other modules as an input value. Lower multiplictiy is 1, as even in the simpliest case (only one frequency is used), there is one frequency to be defined.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

#### Parameter McuClockReferencePointFrequency 4.195

This is the frequency for the specific instance of the McuClockReferencePoint container.

It shall be given in Hz.

Calculated value.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	3.2E8
min	0.0

### 4.196 Parameter McuClockFrequencySelect

Select clock source for the specific instance of the McuClockReferencePoint container.

Note: The clock frequency configured in McuPeripheralClockConfig should be used to export the clock frequency through McuClockReferencePoint.

This reference point should be used in the configuration of the module that uses it (SPI, I2C, GPT, etc.).

If the configured module has also an internal clock selection (like FlexTimer for example),

the clock reference point should be configured taking the internal clock selection into account and the reference used should reflect the clock that finally enters the used peripheral.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	RUN_SYS_CLK
literals	['CUSTOM', 'FIRC_CLK', 'FIRCDIV2_CLK', 'FIRCDIV1_CLK', 'SIRC_← CLK', 'SIRCDIV2_CLK', 'SIRCDIV1_CLK', 'SOSC_CLK', 'SOSCDIV2_C← LK', 'SOSCDIV1_CLK', 'LPO_128K_CLK', 'LPO_32K_CLK', 'LPO_1K← _CLK', 'SPLL_CLK', 'SPLLDIV2_CLK', 'SPLLDIV1_CLK', 'RUN_PRI_← DIV_SYS_CLK', 'RUN_CORE_CLK', 'RUN_SYS_CLK', 'RUN_FLASH_← CLK', 'RUN_BUS_CLK', 'HSRUN_PRI_DIV_SYS_CLK', 'HSRUN_COR← E_CLK', 'HSRUN_SYS_CLK', 'HSRUN_FLASH_CLK', 'HSRUN_BUS_C← LK', 'VLPR_PRI_DIV_SYS_CLK', 'VLPR_CORE_CLK', 'VLPR_SYS_C← LK', 'VLPR_FLASH_CLK', 'VLPR_BUS_CLK', 'FTM3_CLK', 'ADC1_C← LK', 'LPSPI0_CLK', 'LPSPI1_CLK', 'LPSPI2_CLK', 'LPIT0_CLK', 'FTM0← _CLK', 'FTM1_CLK', 'FTM2_CLK', 'ADC0_CLK', 'LPTMR0_CLK', 'Flex← IO_CLK', 'LPI2C0_CLK', 'LPI2C1_CLK', 'LPUART1_CCLK', 'LPUART1_CCLK', 'LPUART2_CLK', 'FTM4_CLK', 'FTM5_CLK', 'FTM6_CLK', 'FT← M7_CLK', 'ENET_CLK']

#### 4.197 Container McuDemEventParameterRefs

Container for the references to DemEventParameter elements which shall be invoked using the API Dem\_ReportErrorStatus API in case the corresponding error occurs.

The EventId is taken from the referenced DemEventParameter's DemEventId value.

S32K1 MCU Driver

The standardized errors are provided in the container and can be extended by vendor specific error references.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

## 4.198 Reference MCU\_E\_TIMEOUT\_FAILURE

Reference to configured DEM event to report Timeout failure.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
multiplicity Colling Classes	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
varueComigCiasses	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	true
destination	/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter

# ${\bf 4.199}\quad {\bf Reference\ MCU\_E\_CLOCK\_FAILURE}$

Reference to configured DEM event to report Clock source failure.

Property	Value
type	ECUC-REFERENCE-DEF
origin	AUTOSAR_ECUC
lowerMultiplicity	0

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
multiplicity ComigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
varueComigCiasses	VARIANT-PRE-COMPILE: PRE-COMPILE
requiresSymbolicNameValue	False
destination	/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter

# ${\bf 4.200 \quad Reference \ MCU\_E\_SWITCHMODE\_FAILURE}$

Reference to configured DEM event to report Switch Mode failure.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
multiplicity ComigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
varueComigCiasses	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	true
destination	/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter

# ${\bf 4.201} \quad {\bf Container} \ {\bf McuModeSettingConf}$

This container contains the configuration for the Mode setting of the MC	This	container	contains	the	configuration	n for	the	Mode	setting	of	the	MC	IJ
--	------	-----------	----------	-----	---------------	-------	-----	------	---------	----	-----	----	----

Note: Implementation Specific Parameter.

Included subcontainers:

•	None	

|--|

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
multiplicity ComigClasses	VARIANT-POST-BUILD: PRE-COMPILE

### 4.202 Parameter McuMode

This parameter shall represent the ID of the MCU mode.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	0
max	255
min	0

# 4.203 Parameter McuPowerMode

This parameter selects the Power Mode to be used.

For valid Mode transitions refers to Power mode state diagram from Reference Manual.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varaecomigerasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	RUN
literals	['RUN', 'HSRUN', 'VLPR', 'VLPS', 'STOP1', 'STOP2']

## 4.204 Parameter McuEnableSleepOnExit

Indicates sleep-on-exit when returning from Handler mode to Thread mode:

- 0 Do not sleep when returning to Thread mode.
- 1 Enter sleep, or deep sleep, on return from an ISR.

Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.205 Container McuRamSectorSettingConf

This container contains the configuration for the RAM Sector setting. Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	0
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

## 4.206 Parameter McuRamSectorId

This parameter shall represent the ID of the MCU RAM Sector configuration.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	0
max	4294967295
min	0

### 4.207 Parameter McuRamDefaultValue

This parameter shall represent the Data pre-setting to be initialized.

Default value is 0xbabababa.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.208 Parameter McuRamSectionBaseAddress

This parameter represents the RAM section base address.

The address must be aligned to 4 bytes.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	536869888
max	537001983
min	536739840

### 4.209 Parameter McuRamSectionSize

This parameter represents the RAM section size in bytes.

The size must be multiple of 4.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1024
max	262143
min	0

### 4.210 Parameter McuRamSectionWriteSize

This parameter shall define the size in bytes of data which can be written into RAM at once.

The ram write size is currently restricted to  $\{1, 2, 4, 8\}$  bytes.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8
max	4294967295
min	0

# ${\bf 4.211} \quad {\bf Parameter} \ {\bf McuRamSectionBaseAddrLinkerSym}$

This parameter represents the RAM section base address.

The address must be aligned to 4 bytes.

If this parameter is empty, then the integer values from "McuRamSectionBaseAddress" will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

## 4.212 Parameter McuRamSectionSizeLinkerSym

This parameter represents the RAM section size in bytes.

The size must be multiple of 4.

If this parameter is empty, then the integer values from "McuRamSectionSize" will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

### 4.213 Container McuInterruptEvents

Configuration for different interrupts handled by MCU.

Note: Implementation specific Container.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.214 Parameter McuVoltageErrorEvent

Power Management Unit Fault Monitoring Interrupts.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

### 4.215 Parameter McuAlternateResetEvent

Some events can generate an interrupt from RCM.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

### 4.216 Container McuResetConfig

The Reset Control Module (MC\_RCM) centralizes the different reset sources and manages the reset sequence of the device.

Note: Implementation Specific Parameter.

Included subcontainers:

 $\bullet \ \ McuSystemInterruptEnable$ 

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.217 Parameter McuResetPinFilterBusClockSelect

 $RCM_RPC[RSTFLTSEL]$  - Reset Pin Filter Bus Clock Select.

Selects the reset pin bus clock filter width. Transitions for less than (RSTFLTSEL+1) bus clock cycles are always filtered, transitions equal to (RSTFLTSEL+1) bus clock cycles may be filtered.

Note: Implementation Specific Parameter.

#### Tresos Configuration Plug-in

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	31
min	0

#### 4.218 $Parameter\ McuResetPinFilterInStopMode$

 $RCM\_RPC[RSTFLTSS]$  - Reset Pin Filter Select in Stop Mode.

Selects how the reset pin filter is enabled in any stop mode.

0 - All filtering disabled.

1 - LPO clock filter enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	ALL_FILTERING_DISABLE
literals	['ALL_FILTERING_DISABLE', 'LPO_CLOCK_FILTER_ENABLE']

### 4.219 Parameter McuResetPinFilterInRunAndWait

RCM\_RPC[RSTFLTSRW] - Reset Pin Filter Select in Run and Wait Modes.

Selects how the reset pin filter is enabled in run and wait modes.

- 0 All filtering disabled.
- 1 Bus clock filter enabled for normal operation.
- 2 LPO clock filter enabled for normal operation.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
${\it symbolic} Name Value$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	ALL_FILTERING_DISABLE
literals	['ALL_FILTERING_DISABLE', 'BUS_CLOCK_FILTER_ENABLE', 'LPO← _CLOCK_FILTER_ENABLE']

## 4.220 Container McuSystemInterruptEnable

Configures RCM SRIE

This registers delays the assertion of a system reset for a period of time (DELAY field) while an interrupt is generated.

This allows software to perform a graceful shutdown.

A Chip POR source cannot be delayed by this feature, and entering Stop mode will terminate the delay.

The SRS will only update after the system reset occurs.

Note: Implementation specific Container.

Included subcontainers:

• None

#### Tresos Configuration Plug-in

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.221 Parameter McuResetDelayTime

 $\operatorname{RCM\_SRIE}[\operatorname{DELAY}]$  - Reset Delay Time.

Configures the maximum reset delay time from when the interrupt is asserted and the system reset occurs.

0 - 10 LPO cycles.

1 - 34 LPO cycles.

2 - 130 LPO cycles.

2 - 514 LPO cycles.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	DELAY_10_LPO_CYCLES
literals	['DELAY_10_LPO_CYCLES', 'DELAY_34_LPO_CYCLES', 'DELAY_130↔ _LPO_CYCLES', 'DELAY_514_LPO_CYCLES']

## ${\bf 4.222} \quad {\bf Parameter} \ {\bf McuStopAcknowledgeErrorInterrupt}$

 $RCM\_SRIE[SACKERR]$  - Stop Acknowledge Error Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## ${\bf 4.223} \quad {\bf Parameter} \ {\bf McuMDMAPSystemResetInterrupt}$

 $RCM\_SRIE[MDM\_AP]$  - MDM-AP System Reset Request.

 $\boldsymbol{0}$  - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.224 Parameter McuSoftwareInterrupt

 $\operatorname{RCM\_SRIE}[\operatorname{SW}]$  - Software Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## ${\bf 4.225} \quad {\bf Parameter} \ {\bf McuCoreLockupInterrupt}$

 $RCM\_SRIE[LOCKUP]$  - Core Lockup Interrupt.

0 - Interrupt disabled.

 ${\bf 1}$  - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.226 Parameter McuJTAGResetInterrupt

 $\operatorname{RCM\_SRIE}[\operatorname{JTAG}]$  -  $\operatorname{JTAG}$  generated reset.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## ${\bf 4.227} \quad {\bf Parameter} \ {\bf McuGlobal Interrupt}$

 $\operatorname{RCM\_SRIE}[\operatorname{GIE}]$  - Global Interrupt Enable.

0 - All interrupt sources disabled.

1 - All interrupt sources enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

S32K1 MCU Driver

### ${\bf 4.228} \quad {\bf Parameter} \ {\bf McuExternalResetPinInterrupt}$

 $\operatorname{RCM\_SRIE}[\operatorname{PIN}]$  - External Reset Pin Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## ${\bf 4.229} \quad {\bf Parameter} \ {\bf McuWatchdog Interrupt}$

 $\operatorname{RCM\_SRIE}[\operatorname{WDOG}]$  - Watchdog Interrupt.

0 - Interrupt disabled.

 ${\bf 1}$  - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### ${\bf 4.230 \quad Parameter \ McuCMULossOfClockResetInterrupt}$

 $\label{eq:cm_srie} \mbox{RCM\_SRIE}[\mbox{CMU\_LOC}] - \mbox{CMU Loss-of-Clock Reset Interrupt}.$ 

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## ${\bf 4.231} \quad {\bf Parameter\ McuLossOfLockInterrupt}$

 $\operatorname{RCM\_SRIE}[\operatorname{LOL}]$  - Loss of Lock Interrupt.

0 - Interrupt disabled.

 ${\bf 1}$  - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

S32K1 MCU Driver

### 4.232 Parameter McuLossOfClockInterrupt

 $\operatorname{RCM\_SRIE}[\operatorname{LOC}]$  - Loss of Clock Interrupt.

0 - Interrupt disabled.

1 - Interrupt enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.233 Container McuPowerControl

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## ${\bf 4.234} \quad {\bf Parameter} \ {\bf McuLowVoltageDetectInterruptEnable}$

 $\ensuremath{\mathsf{PMC\_LVDSC1}}\xspace[\ensuremath{\mathsf{LVDIE}}\xspace]$  - Low Voltage Detect Interrupt Enable.

This bit enables hardware interrupt requests for LVDF.

- 0 Hardware interrupt disabled (use polling).
- 1 Request a hardware interrupt when LVDF = 1.

#### Note:

- Implementation Specific Parameter.
- Only support for 1xx series of devices.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## ${\bf 4.235} \quad {\bf Parameter} \ {\bf McuLowVoltageDetectResetEnable}$

PMC\_LVDSC1[LVDRE] - Low Voltage Detect Reset Enable.

This bit enables the low voltage detect events to generate a system reset.

- 0 No system resets on low voltage detect events.
- 1 If the supply voltage falls below VLVD, a system reset will be generated.

#### Note:

- Implementation Specific Parameter.
- Only support for 1xx series of devices.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

#### Tresos Configuration Plug-in

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## ${\bf 4.236} \quad {\bf Parameter} \ {\bf McuLowVoltageWarningInterruptEnable}$

 $\label{eq:pmc_LVDSC2[LVWIE] - Low-Voltage Warning Interrupt Enable.}$ 

This bit enables hardware interrupt requests for LVWF.

- 0 Hardware interrupt disabled (use polling).
- 1 Request a hardware interrupt when LVWF = 1.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.237 Parameter McuLPODisable

PMC\_REGSC[LPODIS] - This bit enables or disable the low power oscillator.

After disabling the LPO a time of 2 LPO clock cycles is required before it is allowed to enable it again. Violating this waiting time of 2 cycles can result in malfunction of the LPO.

149

unchecked - Low power oscillator enabled.

checked - Low power oscillator disabled.

Note: The reset delay feature requires the LPO clock to remain active.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.238 Parameter McuClockBiasDisable

PMC\_REGSC[CLKBIASDIS] - Clock Bias Disable Bit.

This bit disables the bias currents and reference voltages for some clock modules in order to further reduce power consumption in VLPS mode.

Note: While using this bit, it must be ensured that respective clock modules are disabled in VLPS mode.

Else, severe malfunction of clock modules will happen.

unchecked - No effect.

checked - In VLPS mode, the bias currents and reference voltages for the following clock modules are disabled: SIRC, FIRC, PLL.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolicNameValue}$	false
lowerMultiplicity	1
upperMultiplicity	1

#### Tresos Configuration Plug-in

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
valueCollingClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.239 Parameter McuLowPowerBiasEnable

 $\ensuremath{\mathsf{PMC}}\xspace_{\ensuremath{\mathsf{REGSC}}}\xspace[\ensuremath{\mathsf{BIASEN}}\xspace]$  - Bias Enable Bit.

This bit enables source and well biasing for the core logic in low power mode. In full performance mode this bit has no effect. This is useful to further reduce MCU power consumption in low power mode. unchecked - Biasing disabled, core logic can run in full performance.

checked - Biasing enabled, core logic is slower and there are restrictions in allowed system clock speed.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

This chapter describes the Tresos configuration plug-in for the *driver* Driver. The most of the parameters are described below.

# **Chapter 5**

### **Module Index**

## 5.1 Software Specification

Here is a list of all modules:

Clock Ip Driver .	 																		 152
Mcu Driver	 																		 17
Power Ip Driver	 																		 179
Ram In Driver																			18'

### **Chapter 6**

### **Module Documentation**

### 6.1 Clock Ip Driver

#### 6.1.1 Detailed Description

#### **Data Structures**

- struct Clock\_Ip\_IrcoscConfigType

  Clock Source IRCOSC configuration structure. Implements Clock\_Ip\_IrcoscConfigType\_Class. More...
- $\bullet \ \ struct \ Clock\_Ip\_XoscConfigType \\$ 
  - $CGM\ Clock\ Source\ XOSC\ configuration\ structure.\ Implements\ Clock\_Ip\_XoscConfigType\_Class.\ More...$
- struct Clock\_Ip\_PllConfigType
  - $CGM\ Clock\ Source\ PLLDIG\ configuration\ structure.\ Implements\ Clock\_Ip\_PllConfigType\_Class.\ More...$
- struct Clock\_Ip\_SelectorConfigType
  - Clock selector configuration structure. Implements Clock\_Ip\_SelectorConfigType\_Class. More...
- struct Clock\_Ip\_DividerConfigType
  - ${\it Clock\ divider\ configuration\ structure.\ Implements\ Clock\_Ip\_DividerConfigType\_Class.\ More...}$
- $\bullet \ \ struct \ Clock\_Ip\_DividerTriggerConfigType$ 
  - Clock divider trigger configuration structure. Implements Clock\_Ip\_DividerTriggerConfigType\_Class. More...
- struct Clock\_Ip\_FracDivConfigType
  - Clock fractional divider configuration structure. Implements Clock\_Ip\_FracDivConfigType\_Class. More...
- struct Clock Ip ExtClkConfigType
  - Clock external clock configuration structure. Implements Clock\_Ip\_ExtClkConfigType\_Class. More...
- struct Clock\_Ip\_PcfsConfigType
  - Clock Source PCFS configuration structure. Implements Clock\_Ip\_PcfsConfigType\_Class. More...
- struct Clock\_Ip\_GateConfigType
  - Clock gate clock configuration structure. Implements Clock\_Ip\_GateConfigType\_Class. More...
- struct Clock\_Ip\_CmuConfigType
  - Clock cmu configuration structure. Implements Clock\_Ip\_CmuConfigType\_Class. More...
- struct Clock\_Ip\_ConfiguredFrequencyType
  - $Configured\ frequency\ structure.\ Implements\ Clock\_Ip\_Configured Frequency\ Type\_Class.\ More...$
- struct Clock\_Ip\_SpecificPerpihParamType
  - Clock Specific peripheral configure. Implements Clock\_Ip\_SpecificPerpihParamType\_Class. More...
- struct Clock\_IP\_SpecificPeriphConfigType
  - Clock Specific peripheral structure. Implements Clock\_IP\_SpecificPeriphConfiqType\_Class. More...
- struct Clock\_Ip\_ClockConfigType
  - Clock configuration structure. Implements Clock\_Ip\_ClockConfigType\_Class. More...

153

#### Types Reference

typedef void(\* Clock\_Ip\_NotificationsCallbackType) (Clock\_Ip\_NotificationType Error, Clock\_Ip\_NameType ClockName)

 $Clock\ notifications\ callback\ type.\ Implements\ ClockNotificationsCallbackType\_Class.$ 

#### Enum Reference

• enum Clock\_Ip\_ClockNameSourceType

Clock ip source type.

• enum Clock\_Ip\_PllStatusReturnType

Clock pll status return codes.

• enum Clock\_Ip\_DfsStatusType

Clock dfs status return codes.

• enum Clock\_Ip\_CommandType

Clock ip specific commands.

 $\bullet \ \ enum \ Clock\_Ip\_PowerModesType$ 

Power modes.

enum Clock\_Ip\_PowerNotificationType

Power mode notification.

• enum Clock\_Ip\_NameType

Clock names.

• enum Clock\_Ip\_StatusType

 $Clock\ ip\ status\ return\ codes.$ 

• enum Clock\_Ip\_PllStatusType

Clock ip pll status return codes.

• enum Clock\_Ip\_CmuStatusType

Clock ip cmu status return codes.

 $\bullet \ \ enum \ Clock\_Ip\_NotificationType$ 

 $Clock\ ip\ report\ error\ types.$ 

• enum Clock\_Ip\_TriggerDividerType

Clock ip trigger divider type.

• enum Clock\_Ip\_SpecificPeriphParamType

specific peripheral.

### **Function Reference**

• Clock\_Ip\_StatusType Clock\_Ip\_Init (Clock\_Ip\_ClockConfigType const \*Config)

Set clock configuration according to pre-defined structure.

• void Clock\_Ip\_InitClock (Clock\_Ip\_ClockConfigType const \*Config)

Set the PLL and other MCU specific clock options.

• Clock\_Ip\_PllStatusType Clock\_Ip\_GetPllStatus (void)

Returns the lock status of the PLL.

• void Clock Ip DistributePll (void)

Activates the PLL in MCU clock distribution.

 $\bullet \ \ void \ Clock\_Ip\_InstallNotifications Callback \ (Clock\_Ip\_Notifications Callback Type \ Callback)$ 

Install a clock notifications callback.

• void Clock\_Ip\_ClearClockMonitorStatus (Clock\_Ip\_NameType ClockName)

Clears status flags for a monitor clock.

• Clock\_Ip\_CmuStatusType Clock\_Ip\_GetClockMonitorStatus (Clock\_Ip\_NameType ClockName)

Returns the clock monitor status.

• void Clock\_Ip\_DisableClockMonitor (Clock\_Ip\_NameType ClockName)

Disables a clock monitor.

 $\bullet \ \ void \ Clock\_Ip\_DisableModuleClock \ (Clock\_Ip\_NameType \ ClockName)$ 

Disables clock for a peripheral.

• void Clock Ip EnableModuleClock (Clock Ip NameType ClockName)

Enables clock for a peripheral.

• void Clock\_Ip\_StartTimeout (uint32 \*StartTimeOut, uint32 \*ElapsedTimeOut, uint32 \*TimeoutTicksOut, uint32 TimeoutUs)

Initializes a starting reference point for timeout.

• boolean Clock\_Ip\_TimeoutExpired (uint32 \*StartTimeInOut, uint32 \*ElapsedTimeInOut, uint32 Timeout← Ticks)

Checks for timeout condition.

#### 6.1.2 Data Structure Documentation

#### 6.1.2.1 struct Clock\_Ip\_IrcoscConfigType

Clock Source IRCOSC configuration structure. Implements Clock Ip IrcoscConfigType Class.

Definition at line 2660 of file Clock\_Ip\_Types.h.

Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to ircosc
uint16	Enable	Enable ircosc.
uint8	Regulator	Enable regulator.
uint8	Range	Ircosc range.
uint8	LowPowerModeEnable	Ircosc enable in VLP mode
uint8	StopModeEnable	Ircosc enable in STOP mode

#### 6.1.2.2 struct Clock\_Ip\_XoscConfigType

CGM Clock Source XOSC configuration structure. Implements Clock Ip XoscConfigType Class.

Definition at line 2676 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to xosc
uint32	Freq	External oscillator frequency.
uint16	Enable	Enable xosc.
uint16	StartupDelay	Startup stabilization time.
uint8	BypassOption	XOSC bypass option
uint8	CompEn	Comparator enable
uint8	TransConductance	Crystal overdrive protection
uint8	Gain	Gain value
uint8	Monitor	Monitor type

#### $6.1.2.3 \quad struct \ Clock\_Ip\_PllConfigType$

 $CGM\ Clock\ Source\ PLLDIG\ configuration\ structure.\ Implements\ Clock\_Ip\_PllConfigType\_Class.$ 

Definition at line 2699 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to pll
uint16	Enable	Enable pll.
Clock_Ip_NameType	InputReference	Input reference.
uint8	Bypass	Bypass pll.
uint8	Predivider	Input clock predivider. (PREDIV)
uint16	NumeratorFracLoopDiv	Numerator of fractional loop division factor (MFN)
uint8	MulFactorDiv	Multiplication factor divider (MFD)
uint8	ModulationFrequency	Enable/disable modulation
uint8	ModulationType	Modulation type
uint16	ModulationPeriod	Stepsize - modulation period
uint16	IncrementStep	Stepno - step no
uint8	SigmaDelta	Sigma Delta Modulation Enable
uint8	DitherControl	Dither control enable
uint8	DitherControlValue	Dither control value
uint8	Monitor	Monitor type
uint16	Dividers[3U]	Dividers values

#### ${\bf 6.1.2.4}\quad {\bf struct}\ {\bf Clock\_Ip\_SelectorConfigType}$

 ${\bf Clock\ selector\ configuration\ structure.\ Implements\ Clock\_Ip\_SelectorConfigType\_Class.}$ 

Definition at line 2733 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to selector
Clock_Ip_NameType	Value	Name of the selected input source

#### 6.1.2.5 struct Clock\_Ip\_DividerConfigType

 ${\bf Clock\ divider\ configuration\ structure.\ Implements\ Clock\_Ip\_DividerConfigType\_Class.}$ 

Definition at line 2744 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to divider.
uint32	Value	Divider value - if value is zero then divider is disabled.
uint8	Options[1U]	

#### $6.1.2.6 \quad struct \ Clock\_Ip\_DividerTriggerConfigType$

Clock divider trigger configuration structure. Implements Clock\_Ip\_DividerTriggerConfigType\_Class.

Definition at line 2755 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description					
Clock_Ip_NameType	Name	Clock name associated to divider for which trigger is configured.					
Clock_Ip_TriggerDividerType	TriggerType	Trigger value - if value is zero then divider is updated immediately, divider is not triggered.					
Clock_Ip_NameType	Source	Clock name of the common input source of all dividers from the same group that support a common update					

#### ${\bf 6.1.2.7} \quad {\bf struct} \ {\bf Clock\_Ip\_FracDivConfigType}$

 ${\bf Clock\ fractional\ divider\ configuration\ structure.\ Implements\ Clock\_Ip\_FracDivConfigType\_Class.}$ 

Definition at line 2769 of file Clock\_Ip\_Types.h.

NXP Semiconductors 157

#### S32K1 MCU Driver

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to fractional divider.
uint8	Enable	Enable control for port n
uint32	Value[2U]	Fractional dividers

#### 6.1.2.8 struct Clock\_Ip\_ExtClkConfigType

 ${\bf Clock\ external\ clock\ configuration\ structure.\ Implements\ Clock\_Ip\_ExtClkConfigType\_Class.}$ 

Definition at line 2781 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name of the external clock.
uint32	Value	Enable value - if value is zero then clock is gated, otherwise is enabled in
		different modes.

#### ${\bf 6.1.2.9 \quad struct \ Clock\_Ip\_PcfsConfigType}$

 ${\bf Clock\ Source\ PCFS\ configuration\ structure.\ Implements\ Clock\_Ip\_PcfsConfigType\_Class.}$ 

Definition at line 2792 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock source from which ramp-down and to which
		ramp-up are processed.
uint32	MaxAllowableIDDchange	Maximum variation of current per time (mA/microsec) - max allowable IDD change is determined by the user's power supply design.
uint32	StepDuration	Step duration of each PCFS step
Clock_Ip_NameType	SelectorName	Name of the selector that supports PCFS and name is one the inputs that can be selected
uint32	ClockSourceFrequency	Frequency of the clock source from which ramp-down and to which ramp-up are processed.

#### $\bf 6.1.2.10 \quad struct \ Clock\_Ip\_GateConfigType$

 ${\bf Clock\ gate\ clock\ configuration\ structure.\ Implements\ Clock\_Ip\_GateConfigType\_Class.}$ 

Definition at line 2806 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to clock gate.
uint16	Enable	Enable or disable clock

#### 6.1.2.11 struct Clock\_Ip\_CmuConfigType

 ${\bf Clock\ cmu\ configuration\ structure.\ Implements\ Clock\_Ip\_CmuConfigType\_Class.}$ 

Definition at line 2817 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to clock monitor.
uint8	Enable	Enable/disable clock monitor
uint32	Interrupt	Enable/disable interrupt
uint32	MonitoredClockFrequency	Frequency of the clock source from which ramp-down and to which ramp-up are processed.

#### $6.1.2.12 \quad struct \ Clock\_Ip\_ConfiguredFrequencyType$

 $Configured\ frequency\ structure.\ Implements\ Clock\_Ip\_ConfiguredFrequencyType\_Class.$ 

Definition at line 2829 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name of the configured frequency value
uint32	ConfiguredFrequencyValue	Configured frequency value

#### $6.1.2.13 \quad struct \ Clock\_Ip\_SpecificPerpihParamType$

 ${\bf Clock\ Specific\ PerpihParamType\_Class.}$ 

Definition at line 2839 of file Clock\_Ip\_Types.h.

S32K1 MCU Driver

#### $6.1.2.14 \quad struct \ Clock\_IP\_SpecificPeriphConfigType$

 ${\bf Clock\ Specific\ PeriphConfigType\_Class.}$ 

Definition at line 2849 of file Clock\_Ip\_Types.h.

#### $6.1.2.15 \quad struct \ Clock\_Ip\_ClockConfigType$

 ${\bf Clock\ configuration\ structure.\ Implements\ Clock\_Ip\_ClockConfigType\_Class.}$ 

Definition at line 2859 of file Clock\_Ip\_Types.h.

#### Data Fields

Туре	Name	Description
uint32	ClkConfigId	The ID for Clock configuration
uint8	IrcoscsCount	IRCOSCs count
uint8	XoscsCount	XOSCs count
uint8	PllsCount	PLLs count
uint8	SelectorsCount	Selectors count
uint8	DividersCount	Dividers count
uint8	DividerTriggersCount	Divider triggers count
uint8	FracDivsCount	Fractional dividers count
uint8	ExtClksCount	External clocks count
uint8	GatesCount	Clock gates count
uint8	PcfsCount	Clock pcfs count
uint8	CmusCount	Clock cmus count
uint8	ConfigureFrequenciesCount	Configured frequencies count
Clock_Ip_IrcoscConfigType	Ircoscs[1U]	IRCOSCs
${\bf Clock\_Ip\_XoscConfigType}$	Xoscs[1U]	XOSCs
Clock_Ip_PllConfigType	Plls[1U]	PLLs
Clock_Ip_SelectorConfigType	Selectors[1U]	Selectors
Clock_Ip_DividerConfigType	Dividers[1U]	Dividers
${\bf Clock\_Ip\_DividerTriggerConfigType}$	DividerTriggers[1U]	Divider triggers
Clock_Ip_FracDivConfigType	FracDivs[1U]	Fractional dividers
Clock_Ip_ExtClkConfigType	ExtClks[1U]	External clocks
Clock_Ip_GateConfigType	Gates[1U]	Clock gates
Clock_Ip_PcfsConfigType	Pcfs[1U]	Progressive clock switching
Clock_Ip_CmuConfigType	Cmus[1U]	Clock cmus
Clock_IP_SpecificPeriphConfigType	SpecificPeriphalConfiguration	Clock specific peripheral configuration
Clock_Ip_ConfiguredFrequencyType	ConfiguredFrequencies[1U]	Configured frequency values

### 6.1.3 Types Reference

#### 6.1.3.1 Clock\_Ip\_NotificationsCallbackType

typedef void(\* Clock\_Ip\_NotificationsCallbackType) (Clock\_Ip\_NotificationType Error, Clock\_Ip\_NameType
ClockName)

Clock notifications callback type. Implements ClockNotificationsCallbackType\_Class.

Definition at line 2654 of file Clock\_Ip\_Types.h.

#### 6.1.4 Enum Reference

#### 6.1.4.1 Clock\_Ip\_ClockNameSourceType

enum Clock\_Ip\_ClockNameSourceType

Clock ip source type.

#### Enumerator

UKNOWN_TYPE	Clock path from source to this clock name has at least one selector.
IRCOSC_TYPE	Source is an internal oscillator.
XOSC_TYPE	Source is an external oscillator.
PLL_TYPE	Source is a pll.
EXT_CLK_TYPE	Source is an external clock.
SERDES_TYPE	Source is a SERDES.

Definition at line 248 of file Clock\_Ip\_Private.h.

#### 6.1.4.2 Clock\_Ip\_PllStatusReturnType

enum Clock\_Ip\_PllStatusReturnType

Clock pll status return codes.

#### Enumerator

STATUS_PLL_NOT_ENABLED	Not enabled
STATUS_PLL_UNLOCKED	Unlocked
STATUS_PLL_LOCKED	Locked

Definition at line 262 of file Clock\_Ip\_Private.h.

NXP Semiconductors 161

#### S32K1 MCU Driver

#### $6.1.4.3 \quad Clock\_Ip\_DfsStatusType$

enum Clock\_Ip\_DfsStatusType

Clock dfs status return codes.

#### Enumerator

STATUS_DFS_NOT_ENABLED	Not enabled
STATUS_DFS_UNLOCKED	Unlocked
STATUS_DFS_LOCKED	Locked

Definition at line 272 of file Clock\_Ip\_Private.h.

#### ${\bf 6.1.4.4 \quad Clock\_Ip\_CommandType}$

enum Clock\_Ip\_CommandType

Clock ip specific commands.

#### Enumerator

CLOCK_IP_RESERVED_COMMAND	Reserved command
CLOCK_IP_INITIALIZE_PLATFORM_COMMAND	Specific platform objects
CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND	Initialize clock objects
CLOCK_IP_SET_USER_ACCESS_ALLOWED_COMMAND	User access allowed
CLOCK_IP_DISABLE_SAFE_CLOCK_COMMAND	Disable safe clock

Definition at line 282 of file Clock\_Ip\_Private.h.

#### 6.1.4.5 Clock\_Ip\_PowerModesType

 $\verb"enum Clock_Ip_PowerModesType"$ 

Power modes.

Definition at line 197 of file Clock\_Ip\_Types.h.

### ${\bf 6.1.4.6}\quad {\bf Clock\_Ip\_PowerNotificationType}$

enum Clock\_Ip\_PowerNotificationType

Power mode notification.

Definition at line 208 of file Clock\_Ip\_Types.h.

#### 6.1.4.7 Clock\_Ip\_NameType

enum Clock\_Ip\_NameType

Clock names.

Definition at line 218 of file Clock\_Ip\_Types.h.

#### 6.1.4.8 Clock\_Ip\_StatusType

enum Clock\_Ip\_StatusType

Clock ip status return codes.

#### Enumerator

CLOCK_IP_SUCCESS	Clock tree was initialized successfully.
CLOCK_IP_ERROR	One of the elements timeout, clock tree couldn't be initialized.

Definition at line 2593 of file Clock\_Ip\_Types.h.

#### $6.1.4.9 \quad Clock\_Ip\_PllStatusType$

enum Clock\_Ip\_PllStatusType

Clock ip pll status return codes.

#### Enumerator

CLOCK_IP_PLL_LOCKED	PLL is locked
CLOCK_IP_PLL_UNLOCKED	PLL is unlocked
CLOCK_IP_PLL_STATUS_UNDEFINED	PLL Status is unknown

NXP Semiconductors 163

#### S32K1 MCU Driver

Definition at line 2601 of file Clock\_Ip\_Types.h.

#### $6.1.4.10 \quad Clock\_Ip\_CmuStatusType$

enum Clock\_Ip\_CmuStatusType

Clock ip cmu status return codes.

#### Enumerator

CLOCK_IP_CMU_IN_RANGE	Frequency is in range
CLOCK_IP_CMU_HIGH_FREQ	Frequency is higher than high limit
CLOCK_IP_CMU_LOW_FREQ	Frequency is lower than low limit
CLOCK_IP_CMU_STATUS_UNDEFINED	CMU status is unknown

Definition at line 2610 of file Clock\_Ip\_Types.h.

#### ${\bf 6.1.4.11 \quad Clock\_Ip\_NotificationType}$

 $\verb"enum Clock_Ip_NotificationType"$ 

Clock ip report error types.

#### Enumerator

CLOCK_IP_CMU_ERROR	Cmu Fccu notification.
CLOCK_IP_REPORT_TIMEOUT_ERROR	Report Timeout Error.
CLOCK_IP_REPORT_FXOSC_CONFIGURATION_ERROR	Report Fxosc Configuration Error.
CLOCK_IP_REPORT_CLOCK_MUX_SWITCH_ERROR	Report Clock Mux Switch Error.
CLOCK_IP_RAM_MEMORY_CONFIG_ENTRY	Ram config entry point.
CLOCK_IP_RAM_MEMORY_CONFIG_EXIT	Ram config exit point.
CLOCK_IP_FLASH_MEMORY_CONFIG_ENTRY	Flash config entry point.
CLOCK_IP_FLASH_MEMORY_CONFIG_EXIT	Flash config exit point.
CLOCK_IP_ACTIVE	Report Clock Active.
CLOCK_IP_INACTIVE	Report Clock Inactive.

Definition at line 2619 of file Clock\_Ip\_Types.h.

#### ${\bf 6.1.4.12}\quad {\bf Clock\_Ip\_TriggerDividerType}$

```
enum Clock_Ip_TriggerDividerType
```

Clock ip trigger divider type.

Enumerator

IMMEDIATE_DIVIDER_UPDATE	Immediate divider update.
COMMON_TRIGGER_DIVIDER_UPDATE	Common trigger divider update.

Definition at line 2634 of file Clock\_Ip\_Types.h.

#### $6.1.4.13 \quad Clock\_Ip\_SpecificPeriphParamType$

```
enum Clock_Ip_SpecificPeriphParamType
```

specific peripheral.

Definition at line 2642 of file Clock\_Ip\_Types.h.

#### 6.1.5 Function Reference

#### 6.1.5.1 Clock\_Ip\_Init()

Set clock configuration according to pre-defined structure.

This function sets system to target clock configuration; It sets the clock modules registers for clock mode change.

#### Parameters

in	Config	Pointer to configuration structure.
----	--------	-------------------------------------

Returns

void

Note

If external clock is used in the target mode, please make sure it is enabled, for example, if the external oscillator is used, please setup correctly.

#### 6.1.5.2 Clock\_Ip\_InitClock()

Set the PLL and other MCU specific clock options.

This function initializes the PLL and other MCU specific clock options. The clock configuration parameters are provided via the configuration structure.

This function shall start the PLL lock procedure (if PLL shall be initialized) and shall return without waiting until the PLL is locked.

#### Parameters

in Config Pointer to configuration struct	ure.
---	------

Returns

void

#### 6.1.5.3 Clock\_Ip\_GetPllStatus()

Returns the lock status of the PLL.

This function returns status of the PLL: undefined, unlocked or locked. This function returns undefined status if this function is called prior to calling of the function Clock\_Ip\_InitClock

Returns

Status. Pll lock status

#### 6.1.5.4 Clock\_Ip\_DistributePll()

Activates the PLL in MCU clock distribution.

This function activates the PLL clock to the MCU clock distribution.

This function removes the current clock source (for example internal oscillator clock) from MCU clock distribution.

Application layer calls this function after the status of the PLL has been detected as locked by the function Clock← \_Ip\_GetPllStatus.

The function Clock\_Ip\_DistributePll shall return without affecting the MCU hardware if the PLL clock has been automatically activated by the MCU hardware.

Returns

void

#### 6.1.5.5 Clock\_Ip\_InstallNotificationsCallback()

Install a clock notifications callback.

This function installs a callback for reporting notifications from clock driver

Parameters

in	$Clock\_Ip\_NotificationsCallbackType$	notifications callback
----	--	------------------------

Returns

void

#### 6.1.5.6 Clock\_Ip\_ClearClockMonitorStatus()

Clears status flags for a monitor clock.

This function clears status flags for a monitor clock.

NXP Semiconductors 167

#### S32K1 MCU Driver

#### Parameters

in	ClockName	Clock Name.
----	-----------	-------------

Returns

void

### $6.1.5.7 \quad Clock\_Ip\_GetClockMonitorStatus()$

Returns the clock monitor status.

This function returns status of the clock monitor: undefined, lower, higher, in range. This function returns undefined status if this function is called when corresponding cmu is not enabled.

Returns

Status. Cmu status

#### 6.1.5.8 Clock\_Ip\_DisableClockMonitor()

Disables a clock monitor.

This function disables a clock monitor.

Parameters

in ClockName	Clock Name.
--------------	-------------

Returns

void

#### 6.1.5.9 Clock\_Ip\_DisableModuleClock()

Disables clock for a peripheral.

This function disables clock for a peripheral.

Parameters

Returns

void

#### 6.1.5.10 Clock\_Ip\_EnableModuleClock()

Enables clock for a peripheral.

This function enables clock for a peripheral.

Parameters

```
in ClockName Clock Name.
```

Returns

void

#### 6.1.5.11 Clock\_Ip\_StartTimeout()

Initializes a starting reference point for timeout.

#### Parameters

out	StartTimeOut	The starting time from which elapsed time is measured
out	ElapsedTimeOut	The elapsed time to be passed to Clock_Ip_TimeoutExpired
out	Time out Ticks Out	The timeout value (in ticks) to be passed to Clock_Ip_TimeoutExpired
in	Timeout Us	The timeout value (in microseconds)

### $6.1.5.12 \quad Clock\_Ip\_TimeoutExpired()$

Checks for timeout condition.

#### Parameters

in,out	StartTimeInOut	The starting time from which elapsed time is measured
in,out	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	The accumulated elapsed time from the starting time reference
in	TimeoutTicks	The timeout limit (in ticks)

### 6.2 Mcu Driver

#### 6.2.1 Detailed Description

#### **Data Structures**

• struct Mcu\_ConfigType

Initialization data for the MCU driver. More...

#### Macros

• #define MCU\_VENDOR\_ID

Import all data types from lower layers that should be exported. Mcu.h shall include Mcu\_Cfg.h for the API precompiler switches.

• #define MCU\_STOP\_SEC\_CONFIG\_DATA\_UNSPECIFIED

Export Post-Build configurations.

#### Types Reference

 $\bullet \ \ typedef\ Power\_Ip\_HwIPsConfigType\ Mcu\_HwIPsConfigType$ 

Mcu driver configuration structure.

 $\bullet \ \ typedef \ Ram\_Ip\_RamConfigType \ Mcu\_RamConfigType \\$ 

Definition of a Clock configuration.

• typedef Power Ip ModeConfigType Mcu ModeConfigType

Definition of a Mode configuration.

#### Function Reference

• void Mcu\_Init (const Mcu\_ConfigType \*ConfigPtr)

MCU driver initialization function.

• Std\_ReturnType Mcu\_InitRamSection (Mcu\_RamSectionType RamSection)

MCU driver initialization of Ram sections.

• void Mcu\_SetMode (Mcu\_ModeType McuMode)

This function sets the MCU power mode.

• Mcu\_PllStatusType Mcu\_GetPllStatus (void)

This function returns the lock status of the PLL.

• Mcu\_ResetType Mcu\_GetResetReason (void)

This function returns the Reset reason.

• Mcu\_RawResetType Mcu\_GetResetRawValue (void)

This function returns the Raw Reset value.

• void Mcu\_ReportDemTimeoutError (void)

Reports timeout error to DEM.

• void Mcu ReportDemSwitchModeError (void)

Reports failed switch mode to DEM.

#### S32K1 MCU Driver

#### 6.2.2 Data Structure Documentation

#### 6.2.2.1 struct Mcu\_ConfigType

Initialization data for the MCU driver.

A pointer to such a structure is provided to the MCU initialization routines for configuration.

Definition at line 170 of file Mcu.h.

#### Data Fields

- const Mcu\_DemConfigType \* DemConfigPtr DEM error reporting configuration.
- Mcu\_RamSectionType NoRamConfigs

Total number of MCU modes.

- const Mcu\_RamConfigType(\* RamConfigArrayPtr )[MCU\_MAX\_RAMCONFIGS]

  RAM data configuration.
- $\bullet \ \ const \ Mcu\_HwIPsConfigType * HwIPsConfigPtr$

IPs data generic configuration.

#### 6.2.2.1.1 Field Documentation

#### 6.2.2.1.1.1 DemConfigPtr const Mcu\_DemConfigType\* DemConfigPtr

DEM error reporting configuration.

<

Total number of RAM sections.

Definition at line 179 of file Mcu.h.

#### 6.2.2.1.1.2 NoRamConfigs Mcu\_RamSectionType NoRamConfigs

Total number of MCU modes.

Definition at line 182 of file Mcu.h.

6.2.2.1.1.3	RamConfig A	ArrayPtr	const Mcu	_RamConfigType(*	RamConfigArrayPt	r) [MCU_MAX	_RAMCONFIGS]
-------------	-------------	----------	-----------	------------------	------------------	-------------	--------------

RAM data configuration.

<

Power Modes data configuration.

Definition at line 193 of file Mcu.h.

### 6.2.2.1.1.4 HwIPsConfigPtr const Mcu\_HwIPsConfigType\* HwIPsConfigPtr

IPs data generic configuration.

<

Definition at line 204 of file Mcu.h.

## 6.2.3 Macro Definition Documentation

## 6.2.3.1 MCU\_VENDOR\_ID

#define MCU\_VENDOR\_ID

Import all data types from lower layers that should be exported. Mcu.h shall include Mcu\_Cfg.h for the API pre-compiler switches.

Definition at line 64 of file Mcu.h.

# 6.2.3.2 MCU\_STOP\_SEC\_CONFIG\_DATA\_UNSPECIFIED

#define MCU\_STOP\_SEC\_CONFIG\_DATA\_UNSPECIFIED

Export Post-Build configurations.

Definition at line 242 of file Mcu.h.

# 6.2.4 Types Reference

NXP Semiconductors 173

#### Jpes recierence

## 6.2.4.1 Mcu\_HwIPsConfigType

```
typedef Power_Ip_HwIPsConfigType Mcu_HwIPsConfigType
```

Mcu driver configuration structure.

Configuration for SIU reset configuration module. Configuration for power management and SSCM. Configuration for FLASH controller. Used by "Mcu\_ConfigType" structure.

Definition at line 194 of file Mcu\_Ipw\_Types.h.

## 6.2.4.2 Mcu\_RamConfigType

```
typedef Ram_Ip_RamConfigType Mcu_RamConfigType
```

Definition of a Clock configuration.

This configuration is transmitted as parameter to Mcu\_Ipw\_InitClock() API. Used by "Mcu\_ConfigType" structure.

Note

The structure Mcu\_ConfigType shall provide a configurable (enable/ disable) clock failure notification if the MCU provides an interrupt for such detection.

Definition at line 221 of file Mcu\_Ipw\_Types.h.

## 6.2.4.3 Mcu\_ModeConfigType

```
typedef Power_Ip_ModeConfigType Mcu_ModeConfigType
```

Definition of a Mode configuration.

This configuration is transmitted as parameter to Mcu\_Ipw\_SetMode() API. Used by "Mcu\_ConfigType" structure.

Definition at line 231 of file Mcu Ipw Types.h.

#### 6.2.5 Function Reference

# 6.2.5.1 Mcu\_Init()

MCU driver initialization function.

This routine initializes the MCU Driver. The intention of this function is to make the configuration setting for power down, clock and Ram sections visible within the MCU Driver.

#### Parameters

in	ConfigPtr	Pointer to configuration structure.
----	-----------	-------------------------------------

#### Returns

void

# 6.2.5.2 Mcu\_InitRamSection()

```
Std_ReturnType Mcu_InitRamSection (

Mcu_RamSectionType RamSection )
```

MCU driver initialization of Ram sections.

Function initializes the ram section selected by RamSection parameter. The section base address, size and value to be written are provided from the configuration structure. The function will write the value specified in the configuration structure indexed by RamSection. After the write it will read back the RAM to verify that the requested value was written.

# Parameters

	in	RamSection	Index of ram section from configuration structure to be initialized.	
--	----	------------	--	--

#### Returns

Command has or has not been accepted.

## Return values

E_OK	Valid parameter, the driver state allowed execution and the RAM check was successful
$E\_NOT\_OK$	Invalid parameter, the driver state did not allowed execution or the RAM check was not successful

### 6.2.5.3 Mcu\_SetMode()

This function sets the MCU power mode.

This function activates MCU power mode from config structure selected by McuMode parameter. If the driver state is invalid or McuMode is not in range the function will skip changing the mcu mode.

NXP Semiconductors 175

#### Parameters

in	McuMode	MCU mode setting ID from config structure to be set.
----	---------	--

#### Returns

void

# 6.2.5.4 Mcu\_GetPllStatus()

This function returns the lock status of the PLL.

The user takes care that the PLL is locked by executing Mcu\_GetPllStatus. If the MCU\_NO\_PLL is TRUE the MCU\_GetPllStatus has to return MCU\_PLL\_STATUS\_UNDEFINED. It will also return MCU\_PLL\_STATU  $\leftarrow$  S UNDEFINED if the driver state was invalid

## Returns

Mcu\_PllStatusType Provides the lock status of the PLL.

## Return values

MCU_PLL_STATUS_UNDEFINED	PLL Status is unknown.
$MCU\_PLL\_LOCKED$	PLL is locked.
$MCU\_PLL\_UNLOCKED$	PLL is unlocked.

## 6.2.5.5 Mcu\_GetResetReason()

This function returns the Reset reason.

This routine returns the Reset reason that is read from the hardware.

## Returns

Mcu\_ResetType Reason of the Reset event.

## 6.2.5.6 Mcu\_GetResetRawValue()

This function returns the Raw Reset value.

This routine returns the Raw Reset value that is read from the hardware.

Returns

McuRawResetType Description of the returned value.

#### Return values

```
uint32 | Code of the Raw reset value.
```

# 6.2.5.7 Mcu\_ReportDemTimeoutError()

Reports timeout error to DEM.

Checks if the timeout expired and reports the timeout error to DEM if that is the case.

#### Parameters

in $u32Ti$	eout   Maximum timeout to be waited.
------------	--------------------------------------

Returns

void.

# 6.2.5.8 Mcu\_ReportDemSwitchModeError()

Reports failed switch mode to DEM.

Directly reports the clock multiplexer switch error to DEM.

NXP Semiconductors 177

Parameters

in void.

Returns

void.

# 6.3 Power Ip Driver

# 6.3.1 Detailed Description

# **Data Structures**

- struct Power\_Ip\_PMC\_ConfigType

  Configuration for PMC. More...
- struct Power\_Ip\_RCM\_ConfigType RCM IP configuration. More...
- struct Power\_Ip\_SMC\_ConfigType SMC IP configuration. More...
- $\bullet \ \ struct \ Power\_Ip\_HwIPsConfigType$

More...

• struct Power\_Ip\_ModeConfigType

Definition of a MCU mode section in the configuration structure. More...

# Types Reference

- $\bullet \ \ typedef \ uint 32 \ Power\_Ip\_ModeType$ 
  - The Power\_Ip\_ModeType specifies the identification (ID) for a MCU mode, configured via configuration structure.
- typedef uint32 Power\_Ip\_RawResetType
  - The type Mcu\_RawResetType specifies the reset reason in raw register format, read from a reset status register.
- typedef void(\* Power\_Ip\_ReportErrorsCallbackType) (Power\_Ip\_ReportErrorType Error, uint8 ErrorCode)

  Power report error callback structure. Implements PowerReportErrorCallbackType\_Class.

# **Enum Reference**

- $\bullet \ \ enum \ Power\_Ip\_PowerModeType$ 
  - Power Modes encoding.
- enum Power\_Ip\_ReportErrorType

Power ip report error types.

NXP Semiconductors 179

# **Function Reference**

• void Power\_Ip\_Init (const Power\_Ip\_HwIPsConfigType \*HwIPsConfigPtr) Power initialization.

 $\bullet \ \ void \ Power\_Ip\_SetMode \ (const \ Power\_Ip\_ModeConfigType \ *ModeConfigPtr) \\ Sets \ mode.$ 

• Power\_Ip\_ResetType Power\_Ip\_GetResetReason (void)

Returns reset type.

• Power\_Ip\_RawResetType Power\_Ip\_GetResetRawValue (void)

Returns raw reset type.

- void Power\_Ip\_InstallNotificationsCallback (Power\_Ip\_ReportErrorsCallbackType ReportErrorsCallback)

  Install report error callback.
- void Power\_Ip\_StartTimeout (uint32 \*StartTimeOut, uint32 \*ElapsedTimeOut, uint32 \*TimeoutTicksOut, uint32 TimeoutUs)

Initializes a starting reference point for timeout.

• boolean Power\_Ip\_TimeoutExpired (uint32 \*StartTimeInOut, uint32 \*ElapsedTimeInOut, uint32 Timeout← Ticks)

Checks for timeout condition.

#### 6.3.2 Data Structure Documentation

## 6.3.2.1 struct Power\_Ip\_PMC\_ConfigType

Configuration for PMC.

The power control unit (PMC) acts as a bridge for mapping the PMC peripheral to the PMC address space.

Definition at line 165 of file Power Ip PMC Types.h.

## Data Fields

Type	Name	Description
uint8	Lvdsc2	Trimming Register (PMC_LVDSC2).
uint8	Regsc	Trimming Register (PMC_REGSC).

## 6.3.2.2 struct Power\_Ip\_RCM\_ConfigType

RCM IP configuration.

This structure contains information for peripheral configuration

Definition at line 210 of file Power Ip RCM Types.h.

# 6.3.2.3 struct Power\_Ip\_SMC\_ConfigType

SMC IP configuration.

This structure contains information for allowed modes

Definition at line 175 of file Power\_Ip\_SMC\_Types.h.

# ${\bf 6.3.2.4 \quad struct \ Power\_Ip\_HwIPsConfigType}$

Definition at line 185 of file Power\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
const Power_Ip_RCM_ConfigType *	RCMConfigPtr	Configuration for RCM (Reset Generation Module) hardware IP. < Configuration for PMC (Power Management Unit) hardware IP, part of PMC.
const Power_Ip_PMC_ConfigType *	PMCConfigPtr	Configuration for SMC hardware IP.
const Power_Ip_SMC_ConfigType *	SMCConfigPtr	

### 6.3.2.5 struct Power\_Ip\_ModeConfigType

Definition of a MCU mode section in the configuration structure.

Specifies the system behaviour during the selected target mode. Data set and configured by Mcu\_SetMode call.

Definition at line 215 of file Power\_Ip\_Types.h.

Data Fields

Type	Name	Description
Power_Ip_ModeType	ModeConfigId	The ID for Power Mode configuration. <
		Power modes control configuration
Power_Ip_PowerModeType	PowerMode	Indicates sleep-on-exit configuration.
uint8	SleepOnExit	

# 6.3.3 Types Reference

NXP Semiconductors 181

## 6.3.3.1 Power\_Ip\_ModeType

```
typedef uint32 Power_Ip_ModeType
```

The Power\_Ip\_ModeType specifies the identification (ID) for a MCU mode, configured via configuration structure.

The type shall be uint8, uint16 or uint32.

Definition at line 179 of file Power Ip Types.h.

# 6.3.3.2 Power\_Ip\_RawResetType

```
typedef uint32 Power_Ip_RawResetType
```

The type Mcu\_RawResetType specifies the reset reason in raw register format, read from a reset status register.

The type shall be uint8, uint16 or uint32 based on best performance.

Destructive and Functional Reset Events Log.

Definition at line 232 of file Power\_Ip\_Types.h.

## 6.3.3.3 Power\_Ip\_ReportErrorsCallbackType

```
typedef void(* Power_Ip_ReportErrorsCallbackType) (Power_Ip_ReportErrorType Error, uint8 ErrorCode)
```

 $Power\ report\ error\ callback\ structure.\ Implements\ PowerReportErrorCallback\ Type\_Class.$ 

Definition at line 248 of file Power\_Ip\_Types.h.

# 6.3.4 Enum Reference

## 6.3.4.1 Power\_Ip\_PowerModeType

```
enum Power_Ip_PowerModeType
```

Power Modes encoding.

Supported power modes for SMC hw IP.

#### Enumerator

POWER_IP_RUN_MODE	Run Mode.
POWER_IP_HSRUN_MODE	High Speed Mode.
POWER_IP_VLPR_MODE	Very Low Power Run Mode.
POWER_IP_VLPS_MODE	Very Low Power Stop Mode.
POWER_IP_STOP1_MODE	Stop 1 Mode.
POWER_IP_STOP2_MODE	Stop 2 Mode.

Definition at line 200 of file Power\_Ip\_Types.h.

## 6.3.4.2 Power\_Ip\_ReportErrorType

```
enum Power_Ip_ReportErrorType
```

Power ip report error types.

#### Enumerator

POWER_IP_REPORT_TIMEOUT_ERROR	Report Timeout Error.
POWER_IP_ISR_ERROR	Notification Error.
POWER_IP_PMC_ERROR	Notification PMC.
POWER_IP_REPORT_SWITCH_MODE_ERROR	Report switch mode Error.
POWER_IP_REPORT_VLPSA_NOTIFICATION	Report the VLPS transition was aborted.

Definition at line 235 of file Power\_Ip\_Types.h.

# 6.3.5 Function Reference

# 6.3.5.1 Power\_Ip\_Init()

Power initialization.

This function power initialization

# Parameters

in	HwIPsConfigPtr	power initialization configuration.
----	----------------	-------------------------------------

NXP Semiconductors 183

Returns

void

# 6.3.5.2 Power\_Ip\_SetMode()

Sets mode.

This function sets mode.

Parameters

in $ModeConfigPtr$	power set mote configuration.
--------------------	-------------------------------

Returns

void

# 6.3.5.3 Power\_Ip\_GetResetReason()

Returns reset type.

This function returns reset type.

Returns

Power\_Ip\_ResetType Reset type

## 6.3.5.4 Power\_Ip\_GetResetRawValue()

Returns raw reset type.

This function returns raw reset type.  $\,$ 

Returns

Power\_Ip\_RawResetType Raw reset type

# 6.3.5.5 Power\_Ip\_InstallNotificationsCallback()

Install report error callback.

This function installs a callback for reporting errors from power driver

#### Parameters

in $ReportErrorsCallback$	Callback to be installed.
---------------------------	---------------------------

Returns

void

# 6.3.5.6 Power\_Ip\_StartTimeout()

Initializes a starting reference point for timeout.

#### Parameters

out	StartTimeOut	The starting time from which elapsed time is measured	
out	ElapsedTimeOut	The elapsed time to be passed to PowerTimeoutExpired	
out	TimeoutTicksOut	ksOut The timeout value (in ticks) to be passed to PowerTimeoutExpired	
in	Timeout Us	The timeout value (in microseconds)	

## 6.3.5.7 Power\_Ip\_TimeoutExpired()

Checks for timeout condition.

NXP Semiconductors 185

# Parameters

in,out	StartTimeInOut	The starting time from which elapsed time is measured
in,out	Elapsed Time In Out	The accumulated elapsed time from the starting time reference
in	TimeoutTicks	The timeout limit (in ticks)

# 6.4 Ram Ip Driver

# 6.4.1 Detailed Description

#### **Data Structures**

• struct Ram\_Ip\_RamConfigType

Definition of a RAM section within the configuration structure. The definitions for each RAM section within the structure  $Ram\_Ip\_ConfigType$  shall contain: More...

## Types Reference

• typedef uint32 Ram\_Ip\_RamSectionType

The Ram\_Ip\_RamSectionType specifies the identification (ID) for a RAM section, configured via the configuration structure. The type shall be uint8, uint16 or uint32, based on best performance.

• typedef uint32 Ram\_Ip\_RamIndexType

The Ram\_Ip\_RamIndexType specifies the variable for indexing RAM sections. The type shall be uint8, uint16 or uint32, based on best performance.

• typedef uint32 Ram\_Ip\_RamSizeType

 $The \ Ram\_Ip\_RamSizeType \ specifies \ the \ RAM \ section \ size. \ The \ type \ shall \ be \ uint8, \ uint16 \ or \ uint32, \ based \ on \ best \ performance.$ 

• typedef uint32 Ram\_Ip\_RamWriteSizeType

The Ram\_Ip\_RamWriteSizeType specifies the RAM section write size. The type shall be uint8, uint16 or uint32, based on best performance.

## Enum Reference

• enum Ram Ip RamReportErrorType

Ram ip report error types.

• enum Ram\_Ip\_StatusType

Ram ip status return codes.

#### Function Reference

• Ram\_Ip\_StatusType Ram\_Ip\_InitRamSection (const Ram\_Ip\_RamConfigType \*RamConfigPtr)

Initializes RAM section.

## 6.4.2 Data Structure Documentation

## 6.4.2.1 struct Ram\_Ip\_RamConfigType

Definition of a RAM section within the configuration structure. The definitions for each RAM section within the structure Ram\_Ip\_ConfigType shall contain:

- RAM section base address
- Section size
- Data pre-setting to be initialized
- RAM write size

Definition at line 163 of file Ram\_Ip\_Types.h.

NXP Semiconductors 187

#### Data Fields

Type	Name	Description
Ram_Ip_RamSectionType	RamSectorId	The ID for Ram Sector configuration.
uint8(*	RamBaseAddrPtr)[1U]	RAM section base address.
Ram_Ip_RamSizeType *	RamSize	RAM section size.
uint64	RamDefaultValue	RAM default value for initialization.
Ram_Ip_RamWriteSizeType	RamWriteSize	RAM section write size.

# 6.4.3 Types Reference

# 6.4.3.1 Ram\_Ip\_RamSectionType

typedef uint32 Ram\_Ip\_RamSectionType

The Ram\_Ip\_RamSectionType specifies the identification (ID) for a RAM section, configured via the configuration structure. The type shall be uint8, uint16 or uint32, based on best performance.

Definition at line 119 of file Ram\_Ip\_Types.h.

# 6.4.3.2 Ram\_Ip\_RamIndexType

typedef uint32 Ram\_Ip\_RamIndexType

The Ram\_Ip\_RamIndexType specifies the variable for indexing RAM sections. The type shall be uint8, uint16 or uint32, based on best performance.

Definition at line 126 of file Ram\_Ip\_Types.h.

# ${\bf 6.4.3.3} \quad {\bf Ram\_Ip\_RamSizeType}$

typedef uint32 Ram\_Ip\_RamSizeType

The Ram\_Ip\_RamSizeType specifies the RAM section size. The type shall be uint8, uint16 or uint32, based on best performance.

Definition at line 133 of file Ram\_Ip\_Types.h.

## 6.4.3.4 Ram\_Ip\_RamWriteSizeType

typedef uint32 Ram\_Ip\_RamWriteSizeType

The Ram\_Ip\_RamWriteSizeType specifies the RAM section write size. The type shall be uint8, uint16 or uint32, based on best performance.

Definition at line 140 of file Ram\_Ip\_Types.h.

# 6.4.4 Enum Reference

# 6.4.4.1 Ram\_Ip\_RamReportErrorType

enum Ram\_Ip\_RamReportErrorType

Ram ip report error types.

Enumerator

Definition at line 104 of file Ram\_Ip\_Types.h.

# 6.4.4.2 Ram\_Ip\_StatusType

enum Ram\_Ip\_StatusType

Ram ip status return codes.

This is the Ram State data type returned by the function Mcu\_GetRamState() of the Mcu module.

#### Enumerator

RAM_IP_STATUS_OK	RAM_IP Ok status
RAM_IP_STATUS_NOT_OK	RAM_IP Not ok status
RAM_IP_STATUS_UNDEFINED	RAM_IP Status is unknown

Definition at line 146 of file Ram\_Ip\_Types.h.

# 6.4.5 Function Reference

NXP Semiconductors 189

#### or its a realistic restriction of

# 6.4.5.1 Ram\_Ip\_InitRamSection()

Initializes RAM section.

This function initializes RAM section.

Parameters

in $RamConfigPtr$	Ram section configuration.
-------------------	----------------------------

Returns

 $Ram\_Ip\_StatusType\ Ram\ status$ 

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2022 NXP B.V.

