# Integration Manual

for S32K1 SPI Driver

Document Number: IM2SPIASR4.4 Rev0000R1.0.1 Rev. 1.0

1 Revision History	2
2 Introduction	3
2.1 Supported Derivatives	3
2.2 Overview	4
2.3 About This Manual	4
2.4 Acronyms and Definitions	5
2.5 Reference List	5
3 Building the driver	6
3.1 Build Options	6
3.1.1 GCC Compiler/Assembler/Linker Options	6
3.1.2 GHS Compiler/Assembler/Linker Options	9
3.1.3 IAR Compiler/Assembler/Linker Options	12
3.2 Files required for compilation	14
3.3 Setting up the plugins	16
3.3.1 DMA configuration	18
4 Function calls to module	24
4.1 Function Calls during Start-up	24
4.2 Function Calls during Shutdown	24
4.3 Function Calls during Wake-up	24
5 Module requirements	25
5.1 Exclusive areas to be defined in BSW scheduler	25
5.2 Exclusive areas not available on this platform	32
5.3 Peripheral Hardware Requirements	32
$5.4~\mathrm{ISR}$ to configure within Autosar OS - dependencies $\ldots$	32
5.5 ISR Macro	33
5.5.1 Without an Operating System	33
5.5.2 With an Operating System	
5.6 Other AUTOSAR modules - dependencies	34
5.7 Data Cache Restrictions	34
5.8 User Mode support	
5.8.1 User Mode configuration in the module	35
5.8.2 User Mode configuration in AutosarOS	
5.9 Multicore support	36
6 Main API Requirements	37
6.1 Main function calls within BSW scheduler	37
6.2 API Requirements	
6.3 Calls to Notification Functions, Callbacks, Callouts	37

7 Memory allocation	38
7.1 Sections to be defined in Spi_MemMap.h	 38
7.2 Linker command file	 39
8 Integration Steps	40
9 External assumptions for driver	41

# **Revision History**

Revision	Date	Author	Description
1.0	24.02.2022	NXP RTD Team	Prepared for release RTD S32K1 Version 1.0.1

## Introduction

- Supported Derivatives
- Overview
- About This Manual
- Acronyms and Definitions
- Reference List

This integration manual describes the integration requirements for SPI Driver for S32K1XX microcontrollers.

# 2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32k116\_qfn32
- s32k116\_lqfp48
- s32k118\_lqfp48
- $s32k118\_lqfp64$
- s32k142\_lqfp48
- $s32k142\_lqfp64$
- s32k142\_lqfp100
- $\bullet \hspace{0.1cm} s32k142w\_lqfp48$
- $s32k142w\_lqfp64$
- s32k144\_lqfp48
- $\bullet \hspace{0.1cm} s32k144\_lqfp64$
- s32k144\_lqfp100

#### Introduction

- s32k144\_mapbga100
- s32k144w\_lqfp48
- s32k144w\_lqfp64
- s32k146\_lqfp64
- s32k146\_lqfp100
- s32k146 mapbga100
- s32k146\_lqfp144
- $s32k148\_lqfp100$
- s32k148\_mapbga100
- s32k148\_lqfp144
- s32k148\_lqfp176

All of the above microcontroller devices are collectively named as S32K1.

### 2.2 Overview

AUTOSAR (AUTomotive Open System ARchitecture) is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

#### AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

#### 2.3 About This Manual

This Technical Reference employs the following typographical conventions:

- Boldface style: Used for important terms, notes and warnings.
- Italic style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

# 2.4 Acronyms and Definitions

Term	Definition
API	Application Programming Interface
AUTOSAR	Automotive Open System Architecture
BSMI	Basic Software Make file Interface
CS	Chip Select
DEM	Diagnostic Event Manager
DET	Development Error Tracer
DMA	Direct Memory Access
ECU	Electronic Control Unit
FIFO	First In First Out
LSB	Least Signifigant Bit
MCU	Micro Controller Unit
MIDE	Multi Integrated Development Environment
MSB	Most Significant Bit
N/A	Not Applicable
RAM	Random Access Memory
SIU	Systems Integration Unit
SWS	Software Specification
SPI	Serial Peripheral Interface
XML	Extensible Markup Language
BSW	Basic Software
ISR	Interrupt Service Routine
OS	Operating System
GUI	Graphical User Interface
PB Variant	Post Build Variant
PC Variant	Pre Compile Variant
LT Variant	Link Time Variant

# 2.5 Reference List

#	Title	Version
1	Specification of SPI Driver	AUTOSAR Release 4.←
		4.0
2	S32K1XX Series Reference Manual	Rev. 14, 09/2021
3	Errata S32K116_0N96V	Rev. 22/OCT/2021
4	Errata S32K118_0N97V	Rev. 22/OCT/2021
5	Errata S32K142_0N33V	Rev. 22/OCT/2021
6	Errata S32K144_0N57U	Rev. 22/OCT/2021
7	Errata S32K144W_0P64A	Rev. 22/OCT/2021
8	Errata S32K146_0N73V	Rev. 22/OCT/2021
9	Errata S32K148_0N20V	Rev. 22/OCT/2021
10	S32K1xx Data Sheet	Rev. 14, 08/2021

S32K1 SPI Driver

# **Building the driver**

- Build Options
- Files required for compilation
- Setting up the plugins

This section describes the source files and various compilers, linker options used for building the driver. It also explains the EB Tresos Studio plugin setup procedure.

## 3.1 Build Options

- GCC Compiler/Assembler/Linker Options
- GHS Compiler/Assembler/Linker Options
- IAR Compiler/Assembler/Linker Options

The RTD driver files are compiled using:

- NXP GCC 9.2.0 20190812 (Build 1649 Revision gaf57174)
- IAR ANSI C/C++ Compiler V8.40.3.228/W32 for ARM Functional Safety
- Green Hills Multi 7.1.6d / Compiler 2020.1.4

The compiler, assembler, and linker flags used for building the driver are explained below.

The TS\_T40D2M10I1R0 part of the plugin name is composed as follows:

- T = Target\_Id (e.g. T40 identifies Cortex-M architecture)
- D = Derivative Id (e.g. D2 identifies S32K1 platform)
- $M = SW_Version_Major and SW_Version_Minor$
- $I = SW_Version_Patch$
- R = Reserved

### 3.1.1 GCC Compiler/Assembler/Linker Options

#### 3.1.1.1 GCC Compiler Options

Compiler Option	Description
-mcpu=cortex-m4	Targeted ARM processor for which GCC should tune the performance of the code (for S32K14x devices)
-mcpu=cortex-m0plus	Targeted ARM processor for which GCC should tune the performance of the code (for S32K11x devices)
-mthumb	Generates code that executes in Thumb state
-mlittle-endian	Generate code for a processor running in little-endian mode
-mfpu=fpv4-sp-d16	Specifies the floating-point hardware available on the target (for S32K14x devices)
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions (for S32K14x devices)
-mfpu=auto	Specifies the floating-point hardware available on the target (for S32K11x devices)
-mfloat-abi=soft	Specifies the floating-point ABI to use. Specifying "soft" causes GCC to generate output containing library calls for floating-point operations (for S32K11x devices)
-std=c99	Specifies the ISO C99 base standard
-Os	Optimize for size. Enables all -O2 optimizations except those that often increase code size
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-Wall	Enables all the warnings about constructions that some users consider questionable, and that are easy to avoid (or modify to prevent the warning), even in conjunction with macros
-Wextra	This enables some extra warning flags that are not enabled by -Wall
-pedantic	Issue all the warnings demanded by strict ISO C. Reject all programs that use forbidden extensions. Follows the version of the ISO C standard specified by the aforementioend -std option
-Wstrict-prototypes	Warn if a function is declared or defined without specifying the argument types
-Wundef	Warn if an undefined identifier is evaluated in an #if directive. Such identifiers are replaced with zero
-Wunused	Warn whenever a function, variable, label, value, macro is unused
-Werror=implicit-function-declaration	Make the specified warning into an error. This option throws an error when a function is used before being declared
-Wsign-compare	Warn when a comparison between signed and unsigned values could produce an incorrect result when the signed value is converted to unsigned.
-Wdouble-promotion	Give a warning when a value of type float is implicitly promoted to double
-fno-short-enums	Specifies that the size of an enumeration type is at least 32 bits regardless of the size of the enumerator values.

# Building the driver

Compiler Option	Description
-funsigned-char	Let the type char be unsigned by default, when the declara-
	tion does not use either signed or unsigned
-funsigned-bitfields	Let a bit-field be unsigned by default, when the declaration
	does not use either signed or unsigned
-fomit-frame-pointer	Omit the frame pointer in functions that dont need one.
	This avoids the instructions to save, set up and restore the
	frame pointer; on many targets it also makes an extra register available.
-fno-common	Makes the compiler place uninitialized global variables in
	the BSS section of the object file. This inhibits the merging
	of tentative definitions by the linker so you get a multiple-
	definition error if the same variable is accidentally defined in
C 1	more than one compilation unit
-fstack-usage	Makes the compiler output stack usage information for the program, on a per-function basis
£1	Enables all inter-procedural analysis dumps
-fdump-ipa-all	1 v 1
-с	Stop after assembly and produce an object file for each source file
-DS32K1XX	Predefine S32K1XX as a macro, with definition 1
-DS32K148	Predefine S32K148 as a macro, with definition 1
-DGCC	Predefine GCC as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with
	definition 1. By default, the drivers are compiled to handle
	interrupts in Software Vector Mode
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with defini-
	tion 1. Enables instruction cache initalization in source file
DEMAND DEPO	system.c under the Platform driver (for S32K14x devices)
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the
	Platform driver (for S32K14x devices)
-DMCAL ENABLE USER MODE SUPPORT	Predefine MCAL ENABLE USER MODE SUPPO←
	RT as a macro, with definition 1. Allows drivers to be
	configured in user mode.

### 3.1.1.2 GCC Assembler Options

Assembler Option	Description
-Xassembler-with-cpp	Specifies the language for the following input files (rather than letting the compiler choose a default based on the file name suffix)
-mcpu=cortex-m4	Targeted ARM processor for which GCC should tune the performance of the code (for S32K14x devices)
-mcpu=cortex-m0plus	Targeted ARM processor for which GCC should tune the performance of the code (for S32K11x devices)
-mthumb	Generates code that executes in Thumb state
-с	Stop after assembly and produce an object file for each source file

### 3.1.1.3 GCC Linker Options

Linker Option	Description
-Wl,-Map,filename	Produces a map file
-T linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)
-entry=Reset_Handler	Specifies that the program entry point is Reset_Handler
-nostartfiles	Do not use the standard system startup files when linking
-mcpu=cortex-m4	Targeted ARM processor for which GCC should tune the performance of the code (for S32K14x devices)
-mcpu=cortex-m0plus	Targeted ARM processor for which GCC should tune the performance of the code (for S32K11x devices)
-mthumb	Generates code that executes in Thumb state
-mfpu=fpv4-sp-d16	Specifies the floating-point hardware available on the target (for S32K14x devices)
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions (for S32K14x devices)
-mfpu=auto	Specifies the floating-point hardware available on the target (for S32K11x devices)
-mfloat-abi=soft	Specifies the floating-point ABI to use. Specifying "soft" causes GCC to generate output containing library calls for floating-point operations (for S32K11x devices)
-mlittle-endian	Generate code for a processor running in little-endian mode
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-lc	Link with the C library
-lm	Link with the Math library
-lgcc	Link with the GCC library
-n	Turn off page alignment of sections, and disable linking against shared libraries

# 3.1.2 GHS Compiler/Assembler/Linker Options

## 3.1.2.1 GHS Compiler Options

Compiler Option	Description
-cpu=cortexm4	Selects target processor: Arm Cortex M4 (for S32K14x devices)
-cpu=cortexm0plus	Selects target processor: Arm Cortex M0+ (for S32K11x devices)
-thumb	Selects generating code that executes in Thumb state
-fpu=vfpv4_d16	Specifies hardware floating-point using the v4 version of the VFP instruction set, with 16 double-precision floating-point registers (for S32K14x devices)
-fsingle	Use hardware single-precision, software double-precision FP instructions (for S32K14x devices)

### Building the driver

Compiler Option	Description
-fsoft	Specifies software floating-point (SFP) mode. This setting causes your target to use integer registers to hold floating-point data and use library subroutine calls to emulate floating-point operations (for S32K11x devices)
-C99	Use (strict ISO) C99 standard (without extensions)
-ghstd=last	Use the most recent version of Green Hills Standard mode (which enables warnings and errors that enforce a stricter coding standard than regular C and C++)
-Osize	Optimize for size
-gnu_asm	Enables GNU extended asm syntax support
-dual_debug	Generate DWARF 2.0 debug information
-G	Generate debug information
-keeptempfiles	Prevents the deletion of temporary files after they are used. If an assembly language file is created by the compiler, this option will place it in the current directory instead of the temporary directory
-Wimplicit-int	Produce warnings if functions are assumed to return int
-Wshadow	Produce warnings if variables are shadowed
-Wtrigraphs	Produce warnings if trigraphs are detected
-Wundef	Produce a warning if undefined identifiers are used in #if preprocessor statements
-unsigned_chars	Let the type char be unsigned, like unsigned char
-unsigned_fields	Bitfelds declared with an integer type are unsigned
-no_commons	Allocates uninitialized global variables to a section and initializes them to zero at program startup
-no_exceptions	Disables C++ support for exception handling
-no_slash_comment	C++ style // comments are not accepted and generate errors
-prototype_errors	Controls the treatment of functions referenced or called when no prototype has been provided
-incorrect_pragma_warnings	Controls the treatment of valid #pragma directives that use the wrong syntax
-с	Stop after assembly and produce an object file for each source file
-DS32K1XX	Predefine S32K1XX as a macro, with definition 1
-DS32K148	Predefine S32K148 as a macro, with definition 1
-DGHS	Predefine GHS as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver (for S32K14x devices)
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver (for S32K14x devices)

Compiler Option	Description
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPO←
	RT as a macro, with definition 1. Allows drivers to be
	configured in user mode

### ${\bf 3.1.2.2}\quad {\bf GHS\ Assembler\ Options}$

Assembler Option	Description
-cpu=cortexm4	Selects target processor: Arm Cortex M4 (for S32K14x devices)
-cpu=cortexm0plus	Selects target processor: Arm Cortex M0+ (for S32K11x devices)
-preprocess_assembly_files	Controls whether assembly files with standard extensions such as .s and .asm are preprocessed
-list	Creates a listing by using the name and directory of the object file with the .lst extension
-с	Stop after assembly and produce an object file for each source file

### 3.1.2.3 GHS Linker Options

Linker Option	Description
-e Reset_Handler	Make the symbol Reset_Handler be treated as a root symbol and the start label of the application
-T linker_script_file.ld	Use linker_script_file.ld as the linker script. This script replaces the default linker script (rather than adding to it)
-map	Produce a map file
-keepmap	Controls the retention of the map file in the event of a link error
-Mn	Generates a listing of symbols sorted alphabetically/numerically by address
-delete	Instructs the linker to remove functions that are not referenced in the final executable. The linker iterates to find functions that do not have relocations pointing to them and eliminates them
-ignore_debug_references	Ignores relocations from DWARF debug sections when using -delete. DWA $\leftarrow$ RF debug information will contain references to deleted functions that may break some third-party debuggers
-Llibrary_path	Points to library_path (the libraries location) for thumb2 to be used for linking
-larch	Link architecture specific library
-lstartup	Link run-time environment startup routines. The source code for the modules in this library is provided in the src/libstartup directory
-lind_sd	Link language-independent library, containing support routines for features such as software floating point, run-time error checking, C99 complex numbers, and some general purpose routines of the ANSI C library (for S32K14x devices)
-lind_sf	Link language-independent library, containing support routines for features such as software floating point, run-time error checking, C99 complex numbers, and some general purpose routines of the ANSI C library (for S32K11x devices)
-V	Prints verbose information about the activities of the linker, including the libraries it searches to resolve undefined symbols
-keep=C40_Ip_AccessCode	Avoid linker remove function C40_Ip_AccessCode from Fls module because it is not referenced explicitly

S32K1 SPI Driver

### Building the driver

Linker Option	Description
-nostartfiles	Controls the start files to be linked into the executable

# $3.1.3 \quad IAR\ Compiler/Assembler/Linker\ Options$

## 3.1.3.1 IAR Compiler Options

Compiler Option	Description
-cpu=Cortex-M4	Targeted ARM processor for which IAR should tune the performance of the code (for S32K14x devices)
-cpu=Cortex-M0+	Targeted ARM processor for which IAR should tune the performance of the code (for S32K11x devices)
-cpu_mode=thumb	Generates code that executes in Thumb state
-endian=little	Generate code for a processor running in little-endian mode
-fpu=FPv4-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant. (for S32K14x devices)
-fpu=none	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). No FPU. (for S32K11x devices)
-е	Enables all IAR C language extensions
-Ohz	Optimize for size. the compiler will emit AEABI attributes indicating the requested optimization goal. This information can be used by the linker to select smaller or faster variants of DLIB library functions
-debug	Makes the compiler include debugging information in the object modules. Including debug information will make the object files larger
-no_clustering	Disables static clustering optimizations. Static and global variables defined within the same module will not be arranged so that variables that are accessed in the same function are close to each other
-no_mem_idioms	Makes the compiler not optimize certain memory access patterns
-no_explicit_zero_opt	Do not treat explicit initializations to zero of static variables as zero initializations
-require_prototypes	Force the compiler to verify that all functions have proper prototypes. Generates an error otherwise
-no_wrap_diagnostics	Does not wrap long lines in diagnostic messages
-diag_suppress=Pa050	Suppresses diagnostic message Pa050
-DS32K1XX	Predefine S32K1XX as a macro, with definition 1
-DS32K148	Predefine S32K148 as a macro, with definition 1
-DIAR	Predefine IAR as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode.

Compiler Option	Description
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with defini-
	tion 1. Enables instruction cache initalization in source file
	system.c under the Platform driver (for S32K14x devices)
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. En-
	ables FPU initalization in source file system.c under the
	Platform driver (for S32K14x devices)
-DMCAL_ENABLE_USER_MODE_SUPPORT	$\label{eq:predefine} Predefine  MCAL\_ENABLE\_USER\_MODE\_SUPPO {\leftarrow}$
	RT as a macro, with definition 1. Allows drivers to be
	configured in user mode.

### 3.1.3.2 IAR Assembler Options

Assembler Option	Description
-cpu=Cortex-M4	Targeted ARM processor for which IAR should tune the performance of the code (for S32K14x devices)
-cpu=Cortex-M0+	Targeted ARM processor for which IAR should tune the performance of the code (for S32K11x devices)
-cpu_mode thumb	Selects the thumb mode for the assembler directive CODE
-g	Disables the automatic search for system include files
-r	Generates debug information

### ${\bf 3.1.3.3}\quad {\bf IAR\ Linker\ Options}$

Linker Option	Description
-map filename	Produces a map file
-config linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)
-cpu=Cortex-M4	Targeted ARM processor for which IAR should tune the performance of the code (for S32K14x devices)
-cpu=Cortex-M0+	Targeted ARM processor for which IAR should tune the performance of the code (for S32K11x devices)
-fpu=FPv4-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant. (for S32K14x devices)
-fpu=none	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). No FPU. (for S32K11x devices)
-entry _start	Treats _start as a root symbol and start label
-enable_stack_usage	Enables stack usage analysis. If a linker map file is produced, a stack usage chapter is included in the map file
-skip_dynamic_initialization	Dynamic initialization (typically initialization of C++ objects with static storage duration) will not be performed automatically during application startup
-no_wrap_diagnostics	Does not wrap long lines in diagnostic messages

#### Building the driver

## 3.2 Files required for compilation

This section describes the include files required to compile, assemble and link the AUTOSAR Spi Driver for S32K1XX microcontrollers.

To avoid integration of incompatible files, all the include files from other modules shall have the same  $AR\_MAJO \leftarrow R\_VERSION$  and  $AR\_MINOR\_VERSION$ , i.e. only files with the same AUTOSAR major and minor versions can be compiled.

### Spi Driver Files:

- Spi TS T40D2M10I1R0\src\Lpspi Ip Irq.c
- Spi\_TS\_T40D2M10I1R0 $\src\Flexio\_Spi\_Ip.c$
- Spi\_TS\_T40D2M10I1R0\src\Spi.c
- $Spi_TS_T40D2M10I1R0\src\Spi_IPW.c$
- Spi TS T40D2M10I1R0\inc\Lpspi Ip.h
- Spi\_TS\_T40D2M10I1R0\inc\Lpspi\_Ip\_Types.h
- Spi\_TS\_T40D2M10I1R0\inc\Flexio\_Spi\_Ip.h
- Spi\_TS\_T40D2M10I1R0\inc\Flexio\_Spi\_Ip\_Types.h
- Spi\_TS\_T40D2M10I1R0 $\inc\Spi.h$
- Spi\_TS\_T40D2M10I1R0\inc\Spi\_IPW.h
- Spi\_TS\_T40D2M10I1R0\inc\Spi\_IPW\_Types.h

### Spi Driver Generated Files (must be generated by the user using a configuration tool):

- Spi\_[VariantName]\_PBcfg.c(For PB Variant) The file contains the definition of the initialization pointer for the respective variant.
- Spi\_Ipw\_[VariantName]\_PBcfg.c The file contains the definition of the initialization pointer for the respective variant.
- Lpspi\_Ip\_[VariantName]\_PBcfg.c The file contains the definition of the initialization pointer for the respective variant.
- Flexio\_Spi\_Ip\_[VariantName]\_PBcfg.c The file contains the definition of the initialization pointer for the respective variant.
- Spi\_[VariantName]\_PBcfg.h The file contains externing definitions of configuration structures.
- Spi\_Ipw\_[VariantName]\_PBcfg.h The file externing definitions of configuration structures.
- Spi Ipw Cfg.h The file contains the definitions according to configuration.

- Spi\_Cfg.h The file contains the definitions according to configuration.
- $\bullet \ \ Lpspi\_Ip\_[VariantName]\_PBcfg.h \ \ The \ file \ externing \ definitions \ of \ configuration \ structures.$
- Flexio Spi Ip [VariantName] PBcfg.h The file externing definitions of configuration structures.
- Lpspi\_Ip\_Cfg.h The file contains the definitions according to configuration.
- Flexio\_Spi\_Ip\_Cfg.h The file contains the definitions according to configuration.

#### Note

As a deviation from standard:

• Spi\_[VariantName]\_PBcfg.c, Spi\_Ipw\_[VariantName]\_PBcfg.c, Lpspi\_Ip\_[VariantName]\_PBcfg.c, Flexio\_Spi\_Ip\_[VariantName]\_PBcfg.c, Spi\_[VariantName]\_PBcfg.h, Spi\_Ipw\_[VariantName]\_P \( \text{Bcfg.h, Spi\_Ip}\_[VariantName]\_PBcfg.h, Flexio\_Spi\_Ip\_[VariantName]\_PBcfg.h - These files will contain the definition for all parameters that are variant aware, independent of the configuration class that will be selected (PC, LT, PB).

#### Base Files:

- Base\_TS\_T40D2M10I1R0 $\$ include $\$ Compiler.h
- Base\_TS\_T40D2M10I1R0\include\Compiler\_Cfg.h
- Base TS T40D2M10I1R0\include\ComStack Cfg.h
- Base\_TS\_T40D2M10I1R0\include\ComStack\_Types.h
- Base\_TS\_T40D2M10I1R0 $\$ include $\$ Mcal.h
- Base\_TS\_T40D2M10I1R0\include\Spi\_MemMap.h
- Base\_TS\_T40D2M10I1R0\include\Platform\_Types.h
- Base TS T40D2M10I1R0\include\Reg eSys.h
- Base\_TS\_T40D2M10I1R0\include\RegLockMacros.h
- Base\_TS\_T40D2M10I1R0 $\$ include $\$ Soc\_Ips.h
- Base\_TS\_T40D2M10I1R0\include\StandardTypes.h
- Base\_TS\_T40D2M10I1R0\include\OsIf.h
- Base\_TS\_T40D2M10I1R0 $\$ include $\$ Devassert.h
- Base\_TS\_T40D2M10I1R0 $\header\[PlatformName]$ \_LPSPI.h
- Base\_TS\_T40D2M10I1R0\header\[PlatformName]\_FLEXIO.h

#### **DEM Files:**

- Dem TS T40D2M10I1R0\include\Dem.h
- Dem TS T40D2M10I1R0\include\Dem Types.h

#### Building the driver

- Dem\_TS\_T40D2M10I1R0\generate\_PC\include\Dem\_IntErrId.h

#### **DET Files:**

- Det TS T40D2M10I1R0 $\$ include $\$ Det.h
- $Det_TS_T40D2M10I1R0\src\Det.c$

#### MCL Files(when at least DMA or SPI over FLEXIO is used):

- $Mcl_TS_T40D2M10I1R0\include\CDD_Mcl.h$
- $Mcl_TS_T40D2M10I1R0\src\CDD_Mcl.c$

#### RTE Files:

- Rte TS T40D2M10I1R0\include\SchM Spi.h

### 3.3 Setting up the plugins

The Spi Driver was designed to be configured by using the EB Tresos Studio (version 27.1.0 b200625-0900 or later)

#### Location of various files inside the SPI module folder:

- VSMD (Vendor Specific Module Definition) file in EB Tresos Studio XDM format:
  - Spi\_TS\_T40D2M10I1R0\config\Spi.xdm
- VSMD (Vendor Specific Module Definition) file(s) in AUTOSAR compliant EPD format:
  - Spi\_TS\_T40D2M10I1R0\autosar\Spi\_<subderivative\_name>.epd
- Code Generation Templates for variant aware parameters:
  - Spi TS T40D2M10I1R0\generate PB\src\Spi PBcfg.c
  - Spi\_TS\_T40D2M10I1R0\generate\_PB\src\Spi\_Ipw\_PBcfg.c
  - Spi\_TS\_T40D2M10I1R0\generate\_PB\src\Spi\_PBcfg.c
  - Spi\_TS\_T40D2M10I1R0\generate\_PB\src\Spi\_PBcfg.h
  - Spi\_TS\_T40D2M10I1R0\generate\_PB\src\Spi\_Ipw\_PBcfg.h
  - Spi\_TS\_T40D2M10I1R0\generate\_PB\src\Lpspi\_Ip\_PBcfg.h
  - $\ Spi\_TS\_T40D2M10I1R0 \backslash generate\_PB \backslash src \backslash Flexio\_Spi\_Ip\_PBcfg.h$
- Code Generation Templates for parameters without variation points:

- Spi\_TS\_T40D2M10I1R0\generate\_PC\include\Spi\_Cfg.h
- Spi TS T40D2M10I1R0\generate PC\include\Spi Ipw Cfg.h
- Spi\_TS\_T40D2M10I1R0\generate\_PC\include\Lpspi\_Ip\_Cfg.h
- Spi\_TS\_T40D2M10I1R0\generate\_PC\include\Flexio\_Spi\_Ip\_Cfg.h

#### Steps to generate the configuration:

- 1. Copy the following module folders into the Tresos plugins folder:
  - Base TS T40D2M10I1R0
  - Dem\_TS\_T40D2M10I1R0
  - $\bullet \quad \mathrm{Det\_TS\_T40D2M10I1R0}$
  - $\bullet \quad EcuC\_TS\_T40D2M10I1R0$
  - $\bullet$  Rte\_TS\_T40D2M10I1R0
  - Resource TS T40D2M10I1R0
  - Mcu\_TS\_T40D2M10I1R0
  - Spi\_TS\_T40D2M10I1R0
  - Mcl\_TS\_T40D2M10I1R0
  - Os\_TS\_T40D2M10I1R0
- 2. Set the desired Tresos Output location folder for the generated sources and header files.
- 3. Use the EB Tresos Studio GUI to modify ECU configuration parameters values.
- 4. Generate the configuration files

### Dependencies:

- MCU is required to generate baud rate according to Peripheral clock.
- RESOURCE is required to select processor derivative.
- **DET** is required for signalling the development error detection (parameters out of range, null pointers, etc).
- **DEM** is required for signalling the production error detection (hardware failure, etc).
- MCL is required when DMA option is used or HW Unit is SPI over FLEXIO.
- ECUC is required for configuring the variant handling and partition in Tresos.
- OS is required for configuring the core selected in EB Tresos and the Get\_coreID API has called in SPI driver.

#### DMA configuration

S32K1 SPI Driver

### Building the driver

### 3.3.1 DMA configuration

This section applies only to SPI units configured for asynchronous transmission (SpiPhyUnitSync not checked) and which use DMA for serializing/deserializing data between the hardware unit and the TX/RX buffers (SpiPhyUnit← AsyncUseDma = true).




Figure 3.1 DMA transferring mode internal architecture

The mechanism in this diagram is also applied for FLEXIO but SHIFTBUFs used instead of TDR, RDR. Each SPI unit configured in DMA mode requires 2 distinct DMA channels from the same DMA Mux:

- SpiPhyTxDmaChannel: The TX DMA channel used for filling TX FIFO with the data in TX Buffer. This channel is triggered by TX SPI unit event and must be "wired" to "SPI TX source" (configured inside the MCL module "MclConfig/Dma Logic Channel" container).
- SpiPhyRxDmaChannel: The RX DMA channel used for filling RX buffer with the descrialized data. This channel is triggered by RX SPI unit event and must be "wired" to "SPI RX source" (configured inside the MCL module "MclConfig/Dma Logic Channel" container).

Note

• If DMA uses fixed priority arbitration, then the priority must be SpiPhyRxDmaChannel > SpiPhyTx← DmaChannel.

• If DMA uses round robin arbitration, no priority constraints are applied on SpiPhyTxDmaChannel and SpiPhyRxDmaChannel priority.

If the SPI driver is working in interrupt mode, the DMA Tx and DMA Rx notification must be enabled for the specified Tx DMA and Rx DMA channels. The name of the function to be used as a notification is Lpspi\_Ip\_L  $\leftarrow$  PSPI\_X\_IrqTxDmaHandler, Flexio\_Spi\_Ip\_FLEXIO\_SPI\_X\_IrqTxDmaHandler or Lpspi\_Ip\_LPSPI\_X\_Irq  $\leftarrow$  RxDmaHandler, Flexio\_Spi\_Ip\_FLEXIO\_SPI\_X\_IrqRxDmaHandler where X is the number of SPI unit used.

Physical Unit	SPI TX DMA Notification Name	SPI RX DMA Notification Name
LPSPI_0	Lpspi_Ip_LPSPI_0_IrqTxDmaHandler	Lpspi_Ip_LPSPI_0_IrqRxDmaHandler
LPSPI_1	Lpspi_Ip_LPSPI_1_IrqTxDmaHandler	Lpspi_Ip_LPSPI_1_IrqRxDmaHandler
LPSPI_2	Lpspi_Ip_LPSPI_2_IrqTxDmaHandler	Lpspi_Ip_LPSPI_2_IrqRxDmaHandler
FLEXIO_SPI←	Flexio_Spi_Ip_FLEXIO_SPI_0_IrqTx	Flexio_Spi_Ip_FLEXIO_SPI_0_IrqRx↔
_0	DmaHandler	DmaHandler
FLEXIO_SPI←	Flexio_Spi_Ip_FLEXIO_SPI_1_IrqTx↔	Flexio_Spi_Ip_FLEXIO_SPI_1_IrqRx↔
_1	DmaHandler	DmaHandler

Table 3.10 SPI DMA Notification

Next figures show an example of DMA configuration for SPI unit.

# SpiPhyUnit SpiPhyUnit\_0 Name General SpiPhyUnitMapping LPSPI\_2 SpiPhyUnitMode SPI\_MASTER SpiPhyUnitSync SpiSamplePoint (0 -> 1) SpiPinConfiguration (0 -> 3) SpiPhyUnitClockRef /Mcu/Mcu/McuModuleConfiguration/Mcu/ SpiPhyUnitAlternateClockRef SpiPhyUnitAsyncUseDma 3 × SpiPhyTxDmaChannel /McI/McI/McIConfig/DMA\_LPSPI2\_TX SpiPhyRxDmaChannel /McI/McI/McIConfig/DMA\_LPSPI2\_RX

Figure 3.2 DMA Configuration sample for SPI Physical Unit - SPI module in EB Tresos

### Building the driver




Figure 3.3 DMA TX General configuration - MCL module in EB Tresos




Figure 3.4 DMA TX Global Configuration - MCL module in EB Tresos

### Building the driver




Figure 3.5 DMA RX General configuration - MCL module in EB Tresos




Figure 3.6 DMA RX Global Configuration - MCL module in EB Tresos

### **Function calls to module**

- Function Calls during Start-up
- Function Calls during Shutdown
- Function Calls during Wake-up

## 4.1 Function Calls during Start-up

SPI shall be initialized during STARTUP phase of EcuM initialization. The API to be called for this is Spi  $\_\leftarrow$  Init(). The MCU module should be initialized before the SPI is initialized. The API to be called for this purpose is Spi $\_$ Init(). The PORT and MCL (if the DMA option is used) modules shall be initialized before SPI is initialized.

## 4.2 Function Calls during Shutdown

SPI can be silenced by calling Spi\_DeInit().

# 4.3 Function Calls during Wake-up

N/A

# **Module requirements**

- Exclusive areas to be defined in BSW scheduler
- Exclusive areas not available on this platform
- Peripheral Hardware Requirements
- ISR to configure within AutosarOS dependencies
- ISR Macro
- Other AUTOSAR modules dependencies
- Data Cache Restrictions
- User Mode support
- Multicore support

### 5.1 Exclusive areas to be defined in BSW scheduler

SPI\_EXCLUSIVE\_AREA\_00 is used in function Spi\_AsyncTransmit to protect the schedule mechanism for the situation when a scheduling operation determined by a pending Spi\_AsyncTransmit() call may be preempted by a job scheduling requested by an ISR event. It also protect concurrent Spi\_AsyncTransmit() calls to schedule in the same time different jobs on the same SPI unit.

SPI\_EXCLUSIVE\_AREA\_01 is used in function Spi\_AsyncTransmit to protect the schedule mechanism for the situation when a scheduling operation determined by a pending Spi\_AsyncTransmit() call may be preempted by a job scheduling requested by an ISR event.

SPI\_EXCLUSIVE\_AREA\_02 is used in function Spi\_Cancel to protect the status of the given Job result during Spi\_Cancel called and ISR event.

 ${\bf SPI\_EXCLUSIVE\_AREA\_02} \ \ {\bf is} \ \ {\bf used} \ \ {\bf in} \ \ {\bf tunction} \ \ {\bf Lpspi\_Ip\_LPSPI\_0\_IRQHandler} \ \ {\bf to} \ \ {\bf protect} \ \ {\bf the} \ \ {\bf status} \ \ {\bf of} \ \ {\bf the} \ \ {\bf given} \ \ {\bf Job} \ \ {\bf result} \ \ {\bf during} \ \ {\bf Spi\_Cancel} \ \ {\bf called} \ \ {\bf and} \ \ {\bf ISR} \ \ {\bf event}.$ 

SPI\_EXCLUSIVE\_AREA\_02 is used in function Lpspi\_Ip\_LPSPI\_1\_IRQHandler to protect the status of the given Job result during Spi\_Cancel called and ISR event.

S32K1 SPI Driver

#### Module requirements

- SPI\_EXCLUSIVE\_AREA\_02 is used in function Lpspi\_Ip\_LPSPI\_2\_IRQHandler to protect the status of the given Job result during Spi\_Cancel called and ISR event.
- SPI\_EXCLUSIVE\_AREA\_02 is used in function Lpspi\_Ip\_LPSPI\_3\_IRQHandler to protect the status of the given Job result during Spi\_Cancel called and ISR event.
- SPI\_EXCLUSIVE\_AREA\_02 is used in function Lpspi\_Ip\_LPSPI\_4\_IRQHandler to protect the status of the given Job result during Spi\_Cancel called and ISR event.
- SPI\_EXCLUSIVE\_AREA\_02 is used in function Lpspi\_Ip\_LPSPI\_5\_IRQHandler to protect the status of the given Job result during Spi\_Cancel called and ISR event.
- SPI\_EXCLUSIVE\_AREA\_03 is used in function Spi\_AsyncTransmit to guarantee the atomicity of locking for the entire set of jobs belonging to an asynchronous sequence.
- SPI\_EXCLUSIVE\_AREA\_04 is used in function Spi\_WriteIB to guarantee the atomicity of updating Channel's flags for transmission default data and all data in Channel's buffer if this function is called concurrent in ISR event.
- SPI\_EXCLUSIVE\_AREA\_05 is used in function Spi\_SetupEB to guarantee the atomicity of updating Channel's flags for transmission default data, discard data and Channel's transmit/receive source pointers if this function is called concurrent in ISR event.
- SPI\_EXCLUSIVE\_AREA\_06 is used in function Spi\_SyncTransmit to protect the status of SPI unit belong to the given sequence. Also it protects the global variable which contains the status of the Spi\_SyncTransmit service. As stated by the Autosar, this service cannot be called when another sequence is during transmission, using this service.
- SPI\_EXCLUSIVE\_AREA\_07 is used in function Spi\_SyncTransmit to to guarantee the atomicity of release SPI units for the given sequence. Also it protects the global variable which contains the status of the Spi\_\( \Lip \) SyncTransmit service. As stated by the Autosar, this service cannot be called when another sequence is during transmission, using this service.
- SPI\_EXCLUSIVE\_AREA\_08 is used in function Spi\_SyncTransmit to guarantee the atomicity of updating SPI unit status in Lpspi\_Ip\_SyncTransmit due to Lpspi\_Ip\_AsyncTransmit, Lpspi\_Ip\_AsyncTransmitFast or Lpspi\_Ip\_Cancel called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_09 is used in function Spi\_AsyncTransmit to guarantee the atomicity of updating SPI unit status in Lpspi\_Ip\_AsyncTransmit due to Lpspi\_Ip\_AsyncTransmitFast, Lpspi\_Ip\_SyncTransmit or Lpspi\_Ip\_Cancel called in ISR event.
- **SPI\_EXCLUSIVE\_AREA\_10** is used in function Spi\_Cancel to guarantee the atomicity of updating of CR register and updating SPI unit status in Lpspi\_Ip\_Cancel due to Lpspi\_Ip\_SyncTransmit, Lpspi\_Ip\_Async $\leftarrow$  Transmit, Lpspi\_Ip\_AsyncTransmitFast, Lpspi\_TransmitTxInit, Lpspi\_Ip\_TransferProcess, Lpspi\_Ip\_IrqTx $\leftarrow$  DmaHandler and Lpspi\_Ip\_IrqRxDmaHandler may be called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_11 is used in function Spi\_SyncTransmit to guarantee the atomicity of updating of CR register in Lpspi\_TransmitTxInit due to Lpspi\_Ip\_AsyncTransmitFast, Lpspi\_Ip\_Cancel, Lpspi\_Ip\_← TransferProcess, Lpspi\_Ip\_IrqTxDmaHandler and Lpspi\_Ip\_IrqRxDmaHandler may be called in ISR event.

- SPI\_EXCLUSIVE\_AREA\_12 is used in function Spi\_AsyncTransmit to guarantee the atomicity of updating of CR register in Lpspi\_Ip\_TransferProcess due to Lpspi\_Ip\_Cancel, Lpspi\_TransmitTxInit, Lpspi\_Ip\_Async←TransmitFast, Lpspi\_Ip\_IrqTxDmaHandler and Lpspi\_Ip\_IrqRxDmaHandler may be called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_13 is used in function Spi\_AsyncTransmit to guarantee the atomicity of updating of CR register in Lpspi\_Ip\_IrqTxDmaHandler due to Lpspi\_Ip\_Cancel, Lpspi\_TransmitTxInit, Lpspi\_Ip\_Async← TransmitFast, Lpspi\_Ip\_TransferProcess and Lpspi\_Ip\_IrqRxDmaHandler may be called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_14 is used in function Spi\_AsyncTransmit to guarantee the atomicity of updating of CR register in Lpspi\_Ip\_IrqRxDmaHandler due to Lpspi\_Ip\_Cancel, Lpspi\_TransmitTxInit, Lpspi\_Ip\_Async← TransmitFast, Lpspi\_Ip\_TransferProcess and Lpspi\_Ip\_IrqTxDmaHandler may be called in ISR event.
- $\begin{array}{l} \mathbf{SPI\_EXCLUSIVE\_AREA\_15} \text{ is used in function Spi\_AsyncTransmit to guarantee the atomicity of updating} \\ \mathbf{CR} \text{ register and updating SPI unit status in Lpspi\_Ip\_AsyncTransmitFast due to Lpspi\_Ip\_SyncTransmit,} \\ \mathbf{Lpspi\_TransmitTxInit}, \mathbf{Lpspi\_Ip\_Cancel}, \mathbf{Lpspi\_Ip\_TransferProcess}, \mathbf{Lpspi\_Ip\_IrqTxDmaHandler} \\ \mathbf{and Lpspi\_} \leftarrow \\ \mathbf{Ip\_IrqRxDmaHandler} \\ \mathbf{may} \text{ be called in ISR event.} \\ \end{array}$
- SPI\_EXCLUSIVE\_AREA\_16 is used in function Spi\_Cancel to guarantee the atomicity updating SPI unit status in Flexio\_Spi\_Ip\_Cancel due to Flexio\_Spi\_Ip\_SyncTransmit or Flexio\_Spi\_Ip\_AsyncTransmit may be called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_17 is used in function Spi\_SyncTransmit to guarantee the atomicity updating SPI unit status in Flexio\_Spi\_Ip\_SyncTransmit due to Flexio\_Spi\_Ip\_AsyncTransmit or Flexio\_Spi\_Ip\_Cancel may be called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_18 is used in function Spi\_AsyncTransmit to guarantee the atomicity updating SPI unit status in Flexio\_Spi\_Ip\_AsyncTransmit due to Flexio\_Spi\_Ip\_SyncTransmit or Flexio\_Spi\_Ip\_Cancel may be called in ISR event.

Exclusive Areas implemented in Low level driver layer (IPL)

- SPI\_EXCLUSIVE\_AREA\_08 is used in function Lpspi\_Ip\_SyncTransmit to guarantee the atomicity of updating SPI unit status due to Lpspi\_Ip\_AsyncTransmit, Lpspi\_Ip\_AsyncTransmitFast or Lpspi\_Ip\_Cancel called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_09 is used in function Lpspi\_Ip\_AsyncTransmit to guarantee the atomicity of updating SPI unit status due to Lpspi\_Ip\_AsyncTransmitFast, Lpspi\_Ip\_SyncTransmit or Lpspi\_Ip\_Cancel called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_10 is used in function Lpspi\_Ip\_Cancel to guarantee the atomicity of updating of CR register and updating SPI unit status due to Lpspi\_Ip\_SyncTransmit, Lpspi\_Ip\_AsyncTransmit, Lpspi\_Ip\_← AsyncTransmitFast, Lpspi\_TransmitTxInit, Lpspi\_Ip\_TransferProcess, Lpspi\_Ip\_IrqTxDmaHandler and Lpspi← \_Ip\_IrqRxDmaHandler may be called in ISR event.
- $\begin{tabular}{l} SPI\_EXCLUSIVE\_AREA\_11 is used in function Lpspi\_Ip\_SyncTransmit to guarantee the atomicity of updating of CR register in Lpspi\_TransmitTxInit due to Lpspi\_Ip\_AsyncTransmitFast, Lpspi\_Ip\_Cancel, Lpspi\_ \leftarrow Ip\_TransferProcess, Lpspi\_Ip\_IrqTxDmaHandler and Lpspi\_Ip\_IrqRxDmaHandler may be called in ISR event. \\ \end{tabular}$
- SPI\_EXCLUSIVE\_AREA\_11 is used in function Lpspi\_Ip\_AsyncTransmit to guarantee the atomicity of updating of CR register in Lpspi\_TransmitTxInit due to Lpspi\_Ip\_AsyncTransmitFast, Lpspi\_Ip\_Cancel, Lpspi←\_Ip\_TransferProcess, Lpspi\_Ip\_IrqTxDmaHandler and Lpspi\_Ip\_IrqRxDmaHandler may be called in ISR event.

#### Module requirements

- SPI\_EXCLUSIVE\_AREA\_12 is used in function Lpspi\_Ip\_AsyncTransmit to guarantee the atomicity of updating of CR register in Lpspi\_Ip\_TransferProcess due to Lpspi\_Ip\_Cancel, Lpspi\_TransmitTxInit, Lpspi\_Ip←\_AsyncTransmitFast, Lpspi\_Ip\_IrqTxDmaHandler and Lpspi\_Ip\_IrqRxDmaHandler may be called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_14 is used in function Lpspi\_Ip\_AsyncTransmit/Lpspi\_Ip\_AsyncTransmitFast to guarantee the atomicity of updating of CR register in Lpspi\_Ip\_IrqRxDmaHandler due to Lpspi\_Ip\_Cancel, Lpspi← \_TransmitTxInit, Lpspi\_Ip\_AsyncTransmitFast, Lpspi\_Ip\_TransferProcess and Lpspi\_Ip\_IrqTxDmaHandler may be called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_15 is used in function Lpspi\_Ip\_AsyncTransmitFast to guarantee the atomicity of updating of CR register and updating SPI unit status due to Lpspi\_Ip\_SyncTransmit, Lpspi\_TransmitTxInit, Lpspi\_Ip\_Cancel, Lpspi\_Ip\_TransferProcess, Lpspi\_Ip\_IrqTxDmaHandler and Lpspi\_Ip\_IrqRxDmaHandler may be called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_16 is used in function Flexio\_Spi\_Ip\_Cancel to guarantee the atomicity updating SPI unit status due to Flexio Spi Ip SyncTransmit or Flexio Spi Ip AsyncTransmit may be called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_17 is used in function Flexio\_Spi\_Ip\_SyncTransmit to guarantee the atomicity updating SPI unit status due to Flexio\_Spi\_Ip\_AsyncTransmit or Flexio\_Spi\_Ip\_Cancel may be called in ISR event.
- SPI\_EXCLUSIVE\_AREA\_18 is used in function Flexio\_Spi\_Ip\_AsyncTransmit to guarantee the atomicity updating SPI unit status in Flexio\_Spi\_Ip\_AsyncTransmit due to Flexio\_Spi\_Ip\_SyncTransmit or Flexio\_Spi←\_Ip\_Cancel may be called in ISR event.
- Critical Region Exclusive Matrix Below is the table depicting the exclusivity between different critical region IDs from the SPI driver. If there is an "X" in a table, it means that those 2 critical regions cannot interrupt each other.

The critical regions from interrupts are grouped in "ISRs Critical Regions (composed diagram)". If an exclusive area is "exclusive" with the composed "ISRs Critical Regions (composed diagram)" group, it means that it is exclusive with each one of the ISR critical regions.

Table 5.1 Exclusive Areas

#	$egin{array}{cccc} \mathbf{A} &\hookleftarrow & \mathbf{R} &\hookleftarrow & \mathbf{E} &                                   $	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \\ \mathbf{A} & \hookrightarrow & \end{array}$	$\mathbf{E} \leftarrow$	$egin{array}{c} \mathbf{R} \hookleftarrow \ \mathbf{E} \hookleftarrow \ \mathbf{A} \hookleftarrow \end{array}$	$egin{array}{c} \mathbf{R} \hookleftarrow \ \mathbf{E} \hookleftarrow \ \mathbf{A} \hookleftarrow \end{array}$	$egin{array}{cccc} \mathbf{A} &\hookleftarrow & \mathbf{R} & \hookleftarrow & \mathbf{A} & \cr \mathbf{E} & \hookleftarrow & \mathbf{A} & \hookleftarrow & \cr - & & & & & \cr \mathbf{O5} & & & & \cr \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow \\ \mathbf{E} & \hookrightarrow \\ \mathbf{A} & \hookrightarrow \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \\ \mathbf{A} & \hookrightarrow & \end{array}$	$egin{array}{c} \mathbf{R} \leftarrow \ \mathbf{E} \leftarrow \ \mathbf{A} \leftarrow \ \mathbf{-} \leftarrow \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow \\ \mathbf{E} & \hookrightarrow \\ \mathbf{A} & \hookrightarrow \\ & - & \hookrightarrow \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \\ \mathbf{A} & \hookrightarrow & \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \\ \mathbf{A} & \hookrightarrow & \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \\ \mathbf{A} & \hookrightarrow & \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow \\ \mathbf{E} & \hookrightarrow \\ \mathbf{A} & \hookrightarrow \end{array}$	$egin{array}{c} \mathbf{R} \leftarrow \ \mathbf{E} \leftarrow \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \\ \mathbf{A} & \hookrightarrow & \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \\ \mathbf{A} & \hookrightarrow & \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \\ \mathbf{A} & \hookrightarrow & \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \\ \mathbf{A} & \hookrightarrow & \end{array}$	S← Rs Cri	t- ns m- ed
$\begin{array}{c} A \hookleftarrow \\ R \hookleftarrow \\ E \hookleftarrow \\ A \hookleftarrow \\ 00 \end{array}$																				X	
A ← R ← E ← A ← _ ←																				X	
01																				X	
$ \begin{array}{c c} 02 \\                                   $																				X	
$ \begin{array}{c c} - & \longrightarrow \\ \hline 03 \\ A & \longrightarrow \\ E & \longrightarrow \\ A & \longrightarrow \\ - & \longrightarrow \end{array} $																				X	
$ \begin{array}{c}                                     $																				X	

### Module requirements

#	$egin{array}{cccc} \mathbf{A} &\hookrightarrow & \\ \mathbf{R} &\hookleftarrow & \\ \mathbf{E} &\hookrightarrow & \\ \mathbf{A} &\hookrightarrow & \\ 00 & & \\ \end{array}$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	E⊷	$egin{array}{c} \mathbf{R} & \hookrightarrow \\ \mathbf{E} & \hookrightarrow \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow \\ \mathbf{E} & \hookrightarrow \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow \\ \mathbf{E} & \hookrightarrow \end{array}$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \end{array}$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$egin{array}{c} \mathbf{R} & \hookrightarrow \\ \mathbf{E} & \hookrightarrow \end{array}$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{R}_{\hookleftarrow}$ $\mathbf{E}_{\hookleftarrow}$	$\mathbf{R}_{\hookleftarrow}$ $\mathbf{E}_{\hookleftarrow}$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$egin{array}{c} \mathbf{R} & \hookrightarrow \\ \mathbf{E} & \hookrightarrow \end{array}$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{S} \leftarrow \mathbf{R}\mathbf{s}$	t- ns m- sed
$\begin{array}{c} A \hookleftarrow \\ R \hookleftarrow \\ E \hookleftarrow \\ A \hookleftarrow \\ \hline 06 \end{array}$																		X	
$ \begin{array}{c} A \hookleftarrow \\ R \hookleftarrow \\ E \hookleftarrow \\ A \hookleftarrow \\ \hline 07 \end{array} $																		X	
A ← R ← E ← A ← 08								X	X	X					X			X	-
A ← R ← E ← A ← 09								X	X	X					X			X	
A ← R ← A ← 10								X	X	X	X	X	X	X	X			X	-
$\begin{array}{c} A \hookleftarrow \\ R \hookleftarrow \\ E \hookleftarrow \\ A \hookleftarrow \\ 11 \end{array}$										X	X	X	X	X	X			X	

#	$egin{array}{cccc} \mathbf{A} &\hookleftarrow & \mathbf{R} & \hookleftarrow & \mathbf{A} & & \\ \mathbf{E} & & & \mathbf{A} & & & \\ & & & & \mathbf{A} & & & \\ & & & & & \mathbf{O} & & \\ & & & & & & \mathbf{O} & & \\ & & & & & & \mathbf{O} & & \\ & & & & & & & \mathbf{O} & & \\ & & & & & & & & \mathbf{O} & & \\ & & & & & & & & \mathbf{O} & & \\ & & & & & & & & \mathbf{O} & & \\ & & & & & & & & \mathbf{O} & & \\ & & & & & & & & \mathbf{O} & & \\ & & & & & & & & & \mathbf{O} & & \\ & & & & & & & & & \mathbf{O} & & \\ & & & & & & & & & & \mathbf{O} & & \\ & & & & & & & & & & \mathbf{O} & & \\ & & & & & & & & & & \mathbf{O} & & \\ & & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & & \\ & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & \\ & & & & & \\ & $	<b>R</b> ← <b>E</b> ←	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \end{array}$	$egin{array}{cccc} \mathbf{A} &\hookleftarrow & \mathbf{R} & \hookleftarrow & \mathbf{A} &                                   $	$egin{array}{c} \mathbf{R} & \hookrightarrow \\ \mathbf{E} & \hookrightarrow \end{array}$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \\ \mathbf{A} & \hookrightarrow & \end{array}$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{E} \leftarrow$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{R}_{\hookleftarrow}$	$\mathbf{E} \leftarrow$	$\mathbf{R}\mathbf{s}$	s n- ed				
$\begin{array}{c} A \hookleftarrow \\ R \hookleftarrow \\ E \hookleftarrow \\ A \hookleftarrow \\ 12 \end{array}$											X	X	X	X	X	X				X	
$ \begin{array}{c}                                     $											X	X	X	X	X	X				X	
$ \begin{array}{c}                                     $											X	X	X	X	X	X				X	
$ \begin{array}{c c}  & A & \\  & A & \\  & E & \\  & A & \\  & & 15 \end{array} $									X	X	X	X	X	X	X	X				X	
$ \begin{array}{c}                                     $																	X	X	X	X	
10 A ← → E ← → A ← → 17																	X	X	X	X	

#	$egin{array}{cccc} \mathbf{A} &\hookleftarrow & \mathbf{R} & \hookleftarrow & \mathbf{E} & & & & & & & \\ \mathbf{E} & & & & & & & & & & & & \\ \mathbf{A} & & & & & & & & & & & \\ - & & & & & & &$	$egin{array}{c} \mathbf{R} & \hookrightarrow \\ \mathbf{E} & \hookrightarrow \end{array}$	R← E←	$\mathbf{R}$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$egin{array}{cccc} \mathbf{A} &\hookleftarrow & \mathbf{R} & \hookleftarrow & \mathbf{E} & & & & & & & \\ \mathbf{E} & & & & & & & & & & & & \\ \mathbf{A} & & & & & & & & & & & \\ - & & & & & & &$	$egin{array}{c} \mathbf{R} & \hookrightarrow & \\ \mathbf{E} & \hookrightarrow & \end{array}$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$egin{array}{c} \mathbf{R} \leftarrow \ \mathbf{E} \leftarrow \end{array}$	$egin{array}{c} \mathbf{R} \leftarrow \ \mathbf{E} \leftarrow \end{array}$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{R}$	$egin{array}{c} \mathbf{R} & \hookrightarrow \\ \mathbf{E} & \hookrightarrow \end{array}$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{E} \leftarrow$	$\mathbf{R} \leftarrow \mathbf{E} \leftarrow$	$\mathbf{R}_{\hookleftarrow}$ $\mathbf{E}_{\hookleftarrow}$	S⊷ Rs	s n- ed
$ \begin{array}{c} A \hookleftarrow \\ R \hookleftarrow \\ E \hookleftarrow \\ A \hookleftarrow \\ 18 \end{array} $																	X	X	X	X	
I← S← Rs Crit i- cal Re- gion (con pose di- a- gran	s n- ed	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	

# 5.2 Exclusive areas not available on this platform

List of exclusive areas which are not available on this platform (or blank if they're all available).

# 5.3 Peripheral Hardware Requirements

None

# 5.4 ISR to configure within AutosarOS - dependencies

The following ISRs are used by the SPI driver and need to be assigned to a priority level. The interrupt vector numbers corresponding to INTERRUPT mode is as shown in Table below. For LPSPI, the interrupt occurs each time the TDF or RDF bits in SR register arises. For FLEXIO, the interrupt occurs each time the SSF bits in SHIFTSTAT register arises and the interrupt vector is different between platforms S32K14X and S32K11X. (Note: Unused interrupts shouldn't be configured in the OS.)

Table 5.2 SPI ISRs for S32K14X

ISR Name	Cortex-M4 Vector	NVIC Interrupt ID
Lpspi_Ip_LPSPI_0_IRQHandler	42	26
Lpspi_Ip_LPSPI_1_IRQHandler	43	27
Lpspi_Ip_LPSPI_2_IRQHandler	44	28
MCL_FLEXIO_ISR	85	69

Table 5.3 SPI ISRs for S32K11X

ISR Name	Cortex-M4 Vector	NVIC Interrupt ID
Lpspi_Ip_LPSPI_0_IRQHandler	42	26
Lpspi_Ip_LPSPI_1_IRQHandler	43	27
Lpspi_Ip_LPSPI_2_IRQHandler	44	28
MCL_FLEXIO_ISR	41	25

Note

In case of AUTOSAR\_OS\_NOT\_USED, the compiler option "-DUSE\_SW\_VECTOR\_MODE" must be added to the list of compiler options to be used with interrupt controller configured to be in software vector mode.

### 5.5 ISR Macro

RTD drivers use the ISR macro to define the functions that will process hardware interrupts. Depending on whether the OS is used or not, this macro can have different definitions.

### 5.5.1 Without an Operating System The macro USING\_OS\_AUTOSAROS must not be defined.

#### 5.5.1.1 Using Software Vector Mode

The macro USE\_SW\_VECTOR\_MODE must be defined and the ISR macro is defined as:

#define ISR(IsrName) void IsrName(void)

In this case, the drivers' interrupt handlers are normal C functions and their prologue/epilogue will handle the context save and restore.

#### 5.5.1.2 Using Hardware Vector Mode

The macro USE\_SW\_VECTOR\_MODE must not defined and the ISR macro is defined as:

#define ISR(IsrName) INTERRUPT\_FUNC void IsrName(void)

In this case, the drivers' interrupt handlers must also handle the context save and restore.

#### Module requirements

**5.5.2** With an Operating System Please refer to your OS documentation for description of the ISR macro.

### 5.6 Other AUTOSAR modules - dependencies

- BASE: The BASE module contains the common files/definitions needed by all MCAL modules.
- **DEM**: The DEM module is used for enabling reporting of production relevant error status. The API function used is Dem SetEventStatus().
- RESOURCE :Resource module is used to select microcontroller's derivatives.
- RTE: The RTE module is needed for implementing data consistency of exclusive areas that are used by SPI module.
- **DET**: The DET module is used for enabling Default Error Tracer detection. The API function used is Det ← \_\_ReportError(). The activation / deactivation of Default Error Tracer detection is configurable using the "SpiDevErrorDetect" configuration parameter.
- ECUC: The ECUC module is used for ECU configuration. MCAL modules need ECUC to retrieve the variant information.
- **PORT**: The PORT module is used to configure the port pins with the needed modes, before they are used by the SPI module. For each SPI, the SCK, SOUT, SIN and CSx\_y signals need to be configured. In the S32G2XX Reference manual there is an example of the pin configuration. Please refer to the Reference List.
- MCU: The MCU driver provides services for basic microcontroller initialization, power down functionality, reset and microcontroller specific functions required by other MCAL software modules. The clocks need to be initialized prior to using the SPI driver. The SPI reference clock is provided by MCU plugin. The clock frequency may affect the Baudrate, Timing between clock and chip select, Timing between chip select and clock, Timing between chip select assertions. The reference is specified by the parameter SpiGeneral\SpiPhy← UnitClockRef:



Figure 5.1 Spi reference clock provided by MCU plugin

- MCL: For each LPSPI in use, a transmit and a receive DMA channel need to be defined and routed through the DMA Multiplexer using MCL plugin. MCL should be initialized before SPI switch to DMA mode. For each FLEXIO\_SPI is used, MCL is needed to configure Flexio channels (MOSI, MISO, CS, CLK) and enable/disable Flexio module and ISR handler
- OS: Needed to define a mapping between EcuC partitions and EcuC core ids when multicore support is enabled.

### 5.7 Data Cache Restrictions

In the DMA transfer mode, DMA transfers may issue cache coherency problems. To avoid possible coherency issues when **D-CACHE** is enabled, the user shall ensure that the buffers used as TCD source and destination are allocated in the **NON-CACHEABLE** area (by means of Spi\_Memmap). Otherwise, the SPI driver has some dependencies. User must to put all variables, which were used for transmitter and receiver, to the **NON CACHEABLE** memory section in the RAM zone by the definition **SPI\_START\_SEC\_VAR\_<INIT\_POLICY>\_<ALIGNM**  $\leftarrow$  **ENT>\_NO\_CACHEABLE** and **SPI\_STOP\_SEC\_VAR\_<INIT\_POLICY>\_<ALIGNMENT>\_ \leftarrow <b>NO\_CACHEABLE** 

## 5.8 User Mode support

- User Mode configuration in the module
- User Mode configuration in AutosarOS

Spi module does not include registers protection. So, It is accessible to all registers in any public mode.

### 5.8.1 User Mode configuration in the module

The Spi can be run in user mode if the following steps are performed:

- Enable SpiEnableUserModeSupport from the configuration
- Call the following functions as trusted functions:

Function syntax	Description	Available via
void Lpspi_Ip_SetUser↔	This function will enable writing all	Lpspi_Ip_TrustedFunctions.h
Access(uint8 Instance)	SPI registers under protection in	
	User mode by configuring REG_←	
	PROT	
void Flexio_Spi_Ip_SetUser↔	This function will enable writing all	Flexio_Spi_Ip_Trusted←
Access(uint8 Instance)	FLEXIO_SPI registers under pro-	Functions.h
	tection in User mode by configuring	
	REG_PROT	

### 5.8.2 User Mode configuration in AutosarOS

When User mode is enabled, the driver may has the functions that need to be called as trusted functions in AutosarOS context. Those functions are already defined in driver and declared in the header <IpName>\_Ip \_
\_TrustedFunctions.h. This header also included all headers files that contains all types definition used by parameters or return types of those functions. Refer the chapter User Mode configuration in the module for more detail about those functions and the name of header files they are declared inside. Those functions will be called indirectly with the naming convention below in order to AutosarOS can call them as trusted functions.

Call\_<Function\_Name>\_TRUSTED (parameter1, parameter2, ...)

That is the result of macro expansion OsIf\_Trusted\_Call in driver code:

#define OsIf\_Trusted\_Call[1-6params](name,param1,...,param6) Call\_##name##\_TRUSTED(param1,...,param6)

So, the following steps need to be done in AutosarOS:

- Ensure MCAL\_ENABLE\_USER\_MODE\_SUPPORT macro is defined in the build system or somewhere global.
- Define and declare all functions that need to call as trusted functions follow the naming convention above in Integration/User code. They need to visible in Os.h for the driver to call them. They will do the marshalling of the parameters and call CallTrustedFunction() in OS specific manner.

#### Module requirements

- CallTrustedFunction() will switch to privileged mode and call TRUSTED\_<Function\_Name>().
- TRUSTED\_<Function\_Name>() function is also defined and declared in Integration/User code. It will unmarshalling of the parameters to call <Function\_Name>() of driver. The <Function\_Name>() functions are already defined in driver and declared in <IpName>\_Ip\_TrustedFunctions.h. This header should be included in OS for OS call and indexing these functions.

See the sequence chart below for an example calling Linflexd\_Uart\_Ip\_Init\_Privileged() as a trusted function.




Figure 5.2 Example sequence chart for calling Linflexd\_Uart\_Ip\_Init\_Privileged as trusted function

# 5.9 Multicore support

This S32K1XX platform has only one core, so multicore is not available.

# Main API Requirements

- Main function calls within BSW scheduler
- API Requirements
- Calls to Notification Functions, Callbacks, Callouts

### 6.1 Main function calls within BSW scheduler

The function  $Spi\_MainFunction\_Handling()$  should be called periodically only if polling mode is enabled for  $Spi \leftarrow \_AsyncTransmit()$ .

# 6.2 API Requirements

None.

# 6.3 Calls to Notification Functions, Callbacks, Callouts

Call-back Notifications: None

User Notification: The SPI Handler & Driver provides notifications per job and sequence in asynchronous mode. The notifications can be configured as pointers to user defined functions. If notification is not desired, the appropriate EndNotification field shall be left blank. For asynchronous transmissions, job and sequences notifications are performed before the scheduling of the next job (contrary to the recommendation given by SWS\_Spi\_00088) . In this way, calls like Spi\_SetupIB() or Spi\_WriteIB() can be targeted on the next schedulable jobs, before the starting of the job transfer.

# **Memory allocation**

- $\bullet\,$  Sections to be defined in Spi\_MemMap.h
- Linker command file

# 7.1 Sections to be defined in Spi\_MemMap.h

Section name	Type of section	Description
SPI_START_SEC_CONFIG_DA← TA_UNSPECIFIED	Configuration Data	Start of Memory Section for Config Data when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit.
SPI_STOP_SEC_CONFIG_DAT← A_UNSPECIFIED	Configuration Data	End of Memory Section for Config Data
SPI_START_SEC_CONST_32	Configuration Data	Start of Memory Section for constant data which have to be aligned to 32 bit.
SPI_STOP_SEC_CONST_32	Configuration Data	End of Memory Section for constant data.
SPI_START_SEC_CONST_UNS↔ PECIFIED	Configuration Data	Start of Memory Section for constant data when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit.
SPI_STOP_SEC_CONST_UNSP← ECIFIED	Configuration Data	End of Memory Section for constant data.
SPI_START_SEC_CODE	Code	Start of memory Section for Code
SPI_STOP_SEC_CODE	Code	End of memory Section for Code
SPI_START_SEC_VAR_CLEA↔ RED_32	Variables	Used for variables which have to be aligned to 32 bit. For instance used for variables of size 32 bit or used for composite data types:arrays, structures containing elements of maximum 32 bits. These variables are cleared to zero by start-up code.
SPI_STOP_SEC_VAR_CLEAR ← ED_32	Variables End of above section.	End of above section.

Section name	Type of section	Description
SPI_START_SEC_VAR_CLEA↔ RED_32_NO_CACHEABLE	Variables	Used for variables which have to be aligned to 32 bit. For instance used for variables of size 32 bit or used for composite data types:arrays, structures containing elements of maximum 32 bits and that have to be stored in a non-cacheable memory section. These variables are cleared to zero by startup code.
SPI_STOP_SEC_VAR_CLEAR← ED_32_NO_CACHEABLE	Variables End of above section.	End of above section.
SPI_START_SEC_VAR_CLEA↔ RED_UNSPECIFIED	Variables	Used for variables, structures, arrays when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit. These variables are cleared to zero by start-up code.
SPI_STOP_SEC_VAR_CLEAR↔ ED_UNSPECIFIED	Variables	End of above section.
SPI_START_SEC_VAR_CLEA↔ RED_UNSPECIFIED_NO_CAC↔ HEABLE	Variables	Used for variables, structures, arrays when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit, and that have to be stored in a non-cacheable memory section. These variables are cleared to zero by start-up code.
SPI_STOP_SEC_VAR_CLEAR↔ ED_UNSPECIFIED_NO_CACH↔ EABLE	Variables	End of above section.
SPI_START_SEC_VAR_INIT_↔ UNSPECIFIED	Variables	Used for variables, structures, arrays when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit.
SPI_STOP_SEC_VAR_INIT_U↔ NSPECIFIED	Variables	End of above section.

# 7.2 Linker command file

Memory shall be allocated for every section defined in the driver's "<Module>"\_MemMap.h.

# **Integration Steps**

This section gives a brief overview of the steps needed for integrating this module:

- 1. Generate the required module configuration(s). For more details refer to section Files Required for Compilation
- 2. Allocate the proper memory sections in the driver's memory map header file ("<Module>"\_MemMap.h) and linker command file. For more details refer to section Sections to be defined in <Module>\_MemMap.h
- 3. Compile & build the module with all the dependent modules. For more details refer to section Building the Driver

# **External assumptions for driver**

The section presents requirements that must be complied with when integrating the SPI driver into the application.

External Assumption Req ID	External Assumption Text
SWS_Spi_00244	The SPI Handler/Driver module does not take care of setting the registers which configure the clock, prescaler(s) and PLL in its init function. This has to be done by the MCU module [REF].
SWS_Spi_00052	For the IB Channels, the Handler/Driver shall provide the buffering but it is not able to take care of the consistency of the data in the buffer during transmission. The size of the Channel buffer is fixed.
SWS_Spi_00257	The SPI Handler/Driver is not able to prevent the overwriting of these "transmit" buffers by users during transmissions.
SWS_Spi_00053	For EB Channels the application shall provide the buffering and shall take care of the consistency of the data in the buffer during transmission.
SWS_Spi_00280	The buffer provided by the application for the SPI Handler Driver may have a different size. Note: This referes in the context of External Buffer
SWS_Spi_00084	If different Jobs (and consequently also Sequences) have common Channels, the SPI Handler/Driver' environment shall ensure that read and/or write functions are not called during transmission.
SWS_Spi_00121	The SPI Handler/Driver's environment shall configure the Spi $\leftarrow$ InterruptibleSeqAllowed parameter (ON / OFF) in order to select which kind of Sequences the SPI Handler/Driver manages.
SWS_Spi_00080	When using Interruptible Sequences, the caller must be aware that if the multiple Sequences access the same Channels, the data for these Channels may be overwritten by the highest priority Job accessing each Channel.
SWS_Spi_00298	The operation Spi_Init is Non Re-entrant.
SWS_Spi_00300	The operation Std_ReturnType Spi_DeInit( ) is Non Re-entrant.
SWS_Spi_00173	The SPI Handler/Driver's environment shall call the function Spi_Async  Transmit after a function call of Spi_SetupEB for EB Channels or a function call of Spi_WriteIB for IB Channels but before the function call Spi_Read  IB.
SWS_Spi_00027	The SPI Handler/Driver's environment shall call the function Spi_ReadIB after a Transmit method call to have relevant data within IB Channel.
SWS_Spi_00037	The SPI Handler/Driver's environment shall call the Spi_SetupEB function once for each Channel with EB declared before the SPI Handler/Driver's environment calls a Transmit method on them.

### External assumptions for driver

External Assumption Req ID	External Assumption Text
SWS_Spi_00038	The SPI Handler/Driver's environment shall call the function Spi_GetJob← Result to inquire whether the Job transmission has succeeded (SPI_JOB← OK) or failed (SPI_JOB_FAILED).
SWS_Spi_00042	The SPI Handler/Driver's environment shall call the function Spi_Get ← SequenceResult to inquire whether the full Sequence transmission has succeeded (SPI_SEQ_OK) or failed (SPI_SEQ_FAILED).
SWS_Spi_00287	The SPI Handler/Driver's environment shall call this function to inquire whether the specified SPI Hardware microcontroller peripheral is SPI_IDLE or SPI_BUSY. Note: This requirement refers to Spi_GetHWUnitStatus()
SWS_Spi_00335	The operation Spi_SetAsyncMode is Non Re-entrant.
SWS_Spi_00265	For implement the call back function other modules are required to provide the routines in the expected manner.
SWS_Spi_00048	The callback notifications Spi_JobEndNotification and Spi_SeqEnd $\hookleftarrow$ Notification shall have no parameters and no return value.
SWS_Spi_00085	It is allowed to use the following API calls within the SPI callback notifications:Spi_ReadIBSpi_WriteIBSpi_SetupEBSpi_GetJob← ResultSpi_GetSequenceResultSpi_GetHWUnitStatusSpi_CancelAll other SPI Handler/Driver API calls are not allowed.
SWS_Spi_00340	The operation SpiJobEndNotification is Re-entrant.
SWS_Spi_00341	The operation SpiSeqEndNotification is Re-entrant.
SWS_Spi_00077	To transmit a variable number of data, it is mandatory to call the Spi_← SetupEB function to store new parameters within SPI Handler/Driver before each Spi_AsyncTransmit function call.
SWS_Spi_00078	To transmit a constant number of data, it is only mandatory to call the Spi← _SetupEB function to store parameters within SPI Handler/Driver before the first Spi_AsyncTransmit function call.
SWS_Spi_00235	If not applicable, the SPI Handler/Driver module's environment shall pass a NULL pointer to the function Spi_Init.
EA_RTD_00071	If interrupts are locked, a centralized function pair to lock and unlock interrupts shall be used.
EA_RTD_00081	The integrator shall assure that <msn>_Init() and <msn>_DeInit() functions do not interrupt each other.</msn></msn>
EA_RTD_00082	When caches are enabled and data buffers are allocated in cacheable memory regions the buffers involved in DMA transfer shall be aligned with both start and end to cache line size. Note: <b>Rationale</b> : This ensures that no other buffers/variables compete for the same cache lines.
EA_RTD_00106	Standalone IP configuration and HL configuration of the same driver shall be done in the same project
EA_RTD_00107	The integrator shall use the IP interface only for hardware resources that were configured for standalone IP usage. Note: The integrator shall not directly use the IP interface for hardware resources that were allocated to be used in HL context.
EA_RTD_00108	The integrator shall use the IP interface to a build a CDD, therefore the BSWMD will not contain reference to the IP interface

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2022 NXP B.V.

