

CONTENTS

| | | |
|------------|--|----------|
| I | Problem 1: Logical Shifts | 6 |
| I-A | Problem Outline | 6 |
| I-B | Solution | 6 |
| II | Problem 2: Logical Shifts with Different Initial Conditions | 7 |
| II-A | Problem Outline | 7 |
| II-B | Solution | 7 |
| III | Problem 3: Logical Shifts and Proxy Registers | 8 |
| III-A | Problem Outline | 8 |
| III-B | Solution | 8 |
| IV | Problem 4: Counting from 0 to 15 | 9 |
| IV-A | Problem Outline | 9 |
| IV-B | The modulo operator | 9 |
| IV-C | Counting using modulo | 10 |
| IV-D | Putting it all together | 12 |

LIST OF FLOWCHARTS




Fig. 1. Mainline program for problem 3




Fig. 2. Modulo subroutine flowchart




Fig. 3. Modulus subroutine (implemented) without dynamic register assignment




Fig. 4. Modulus subroutine (unable to implement) with dynamic register assignment




Fig. 5. countingLoop to count from 0 to 15

Exp 4 - Pulse Train Synchronization

Anas Ashraf

I. PROBLEM 1: LOGICAL SHIFTS

We are prompted to produce the sequence shown in table I using register PORTC and the bits RC0, RC1, RC2, and RC3. We see that this is a simple shift register and this can be solved using a left logical shift of the PORTC register when we define the first four and the last four bits of PORTC to be 0001 and then shift them to the left for every step.

A. Problem Outline

TABLE I
DESIRED SEQUENCE TO BE REPRODUCED USING BITS RC0 TO RC3.

| Ch. 4 | Ch. 3 | Ch. 2 | Ch. 1 |
|-------|-------|-------|-------|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 |

B. Solution

The code solution for this problem is shown in figure 6. As you can see we begin by executing `MOVLFB'00010001', PORTC` and notice that this is step 1 of the desired sequence shown in table I. Also note that the first four bits of PORTC are the same as the last four, this is because we are only dealing with reproducing a 4 bit pattern thus they first four bits must be identical to the last four bits. Every instance of `rcall LoopTime` only causes a 0.1ms delay so after setting PORTC to display 0001 as per step 1 of the desired sequence we delay 0.1ms before moving on to the next label which is `logicalShiftingLoop` wherein we will remain in this loop for the rest of the runtime.

The first step in this loop is to execute `rlncf PORTC, F` which stands for rotate left with no carry bit the register PORTC and store the rotated value back into PORTC. By rotate we mean a shifting of the registers. Thus it shifts the binary value in PORTC from 0001 0001 → 0010 0010 where the underlined numbers are what we see in the bits RC3, RC2, RC1, and RC0 respectively. Then we delay by 0.1 ms.

In the next iteration of the `logicalShiftingLoop` we shift the values for PORTC again going from 0010 0010 → 0100 0100 and then delaying for 0.1ms again.

In the last unique iteration of the `logicalShiftingLoop` we shift the values for PORTC from 0100 0100 → 1000 1000 and then delay 0.1ms again.

After this we loop back to step one as PORTC goes from 1000 1000 → 0001 0001 and the loop continues infinitely. We get an output waveform shown in figure 7.

```
62  ;;;;;;;;; Mainline program ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
63
64  Mainline
65      rcall Initial          ;Initialize everything
66
67      MOVLFB B'00010001', PORTC          ;Set it so only the LSB is on
68      rcall LoopTime          ;delay 0.1ms for the initial bit of 0001
69
70  logicalShiftingLoop|
71      rlncf PORTC, F          ;left logical shift with no carry bit
72      rcall LoopTime          ;delay 0.1ms
73  bra logicalShiftingLoop
```

Fig. 6. Mainline program for left logical shifting of 0001 sequence




Fig. 7. Output waveform for PORTC for mainline in figure 6

II. PROBLEM 2: LOGICAL SHIFTS WITH DIFFERENT INITIAL CONDITIONS

A. Problem Outline

The sequence we are asked to produce in this problem is similar to that of section I but the only difference is that now we have a different sequence of bits to shift. The core logic to produce the shifting still stays the same, only the initial condition changes. The desired sequence is shown in table II and notice we can simply solve this by modifying the mainline program in figure 6 to start with a different initial condition when defining PORTC in line 67.

TABLE II
DESIRED SEQUENCE TO BE REPRODUCED FOR PROBLEM 2 USING BITS RC0 TO RC3 OF REGISTER PORTC.

| Ch. 4 | Ch. 3 | Ch. 2 | Ch. 1 |
|-------|-------|-------|-------|
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 |

B. Solution

The code implementation of this problem is shown in figure 8. As you can see the only change is in line 67 where we change the code from `MOVLFB'00010001', PORTC` → `MOVLFB'00110011', PORTC`. All the other code is completely identical. After initializing everything in line 65 in figure 8 and defining PORTC we delay 0.1ms so that the logical analyzer can display the states for PORTC 0011 0011 for 0.1ms, where the underline numbers once again represent the bits RC3, RC2, RC1, RC0 respectively.

As we go through our first iteration of the logicalShiftingLoop we go from 0011 0011 → 0110 0110 and then delay 0.1ms.

The next iteration of logicalShiftingLoop has us go from 0110 0110 → 1100 1100 and then delay 0.1ms.

The last unique loop has us go from 1100 1100 → 1001 1001 and then delay 0.1ms. After this we loop back to previously visited steps since we go from 1001 1001 → 0011 0011 and repeat infinitely. The waveform is shown in figure 9.

```

62  ;;;;;;;;; Mainline program ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
63
64  Mainline
65      rcall Initial
66
67      MOVLFB'00110011', PORTC                ;first 4 bits same as last 4
68      rcall LoopTime                        ;delay 0.1ms
69
70  logicalShiftingLoop
71      rlncf PORTC, F
72      rcall LoopTime
73  bra logicalShiftingLoop

```

Fig. 8. Mainline program for problem 2




Fig. 9. Logical analyzer waveform for bits RC3-RC0 of PORTC when executing mainline in figure 8

III. PROBLEM 3: LOGICAL SHIFTS AND PROXY REGISTERS

A. Problem Outline

The sequence we wish to reproduce for problem 3 is shown in table III which, if you pay close attention, you will notice is actually a combination of the sequence in section I (highlighted in table III) and the sequence in section II (non-highlighted rows in table III). Thus, the solution is to simply add the two mainline codes of figures 6 and 8.

TABLE III
DESIRED SEQUENCE TO BE REPRODUCED FOR PROBLEM 3 USING BITS RC0 TO RC3 OF REGISTER PORTC.

| Ch. 4 | Ch. 3 | Ch. 2 | Ch. 1 |
|-------|-------|-------|-------|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |

B. Solution

To combine the two mainline programs covered previously in figures 6 and 8 we will use two proxy registers from which we will update PORTC periodically. Let us define a variable called sequence1 which will hold the initial condition for the highlighted rows in table III and define another variable, sequence2, which will hold the initial condition for the non-highlighted rows in table III. Now we will update PORTC once every loop and at the end of the loop we will shift the proxy registers sequence1 and sequence2 to the left once.

Now let us see how we would implement the idea presented above in a flowchart so we can begin coding. Refer the flowchart in figure 1. We begin by executing `MOVLFB'00010001', sequence1` which moves the initial condition for the highlighted rows in table III into the proxy register sequence1. Then we do the same for sequence2. After the initial conditions have been established into each of the proxy registers we are ready to begin our infinite loop to produce the values in table III.

We first begin by updating PORTC so as to display the first step in table III which is 0001 0001 where the underlined numbers are what we see in bits RC3, RC2, RC1, RC0 respectively. we delay for 0.1ms by calling LoopTime. Now we go to our next row of values which is the first non-highlighted row by moving the binary value in the proxy register sequence2 into PORTC, essentially having PORTC display 0011 0011. Now we have finished going through the first 2 steps of table III. To prepare for the next steps we shift the binary values of sequence1 to the left so that sequence1 goes from 0001 0001 → 0010 0010 and then we shift the values of sequence2 to the left so that sequence2 goes from 0011 0011 → 0110 0110. Then we loop back to our logicalShiftingLoop. This will loop back with the values for sequence1 and sequence2 changing like we have described in sections I and II respectively. We will first update PORTC with sequence1 so that the second highlighted row in table III is displayed and then update PORTC with sequence2 so that the second non-highlighted row in table III is displayed. This will keep looping until we have displayed all the values of the rows in table III.

The code implementation of this is shown in figure 10. As you can see we initially execute `rcall Initial` followed by `rcall LoopTime` so we can easily differentiate the transient values from the actual program as there will be a big gap between them. Then we go on and define sequence1 such that it will display the values 1,2,4,8 when it is shifted to the left and define sequence2 to display the values 3,6,12,9 when it is shifted to the left. The command copyRegister is not a native command but is instead defined by me to move the value of the variable sequence1 to PORTC. The macro definition for copyRegister is shown in figure 11. As you can see we firstly move the value in register B to WREG and then move the value from WREG to A. Thus this is an assignment macro where you can think of this as executing $A = B$. The steps in lines 79 and 80 of

figure 10 exist to shift the proxy registers to the left just like we showed in the flowchart in figure 1. The output waveform generated by the mainline is shown in figure 12.

```

60  ;;;;; Mainline program ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
61
62  Mainline
63      rcall Initial          ;Initialize everything
64      rcall LoopTime         ;delay 0.1ms at clear state so easily differentiate transient state
65
66      ;here sequencel will be 1,2,4,8 and sequence2 will be 3,6,12,9
67
68      MOVLFB B'00010001', sequencel
69      MOVLFB B'00110011', sequence2
70
71  logicalShiftingLoop
72
73      copyRegister PORTC, sequencel      ;display the first step
74      rcall LoopTime                    ;wait 0.1ms
75
76      copyRegister PORTC, sequence2     ;this is second step
77      rcall LoopTime
78
79      rlncf sequencel, F
80      rlncf sequence2, F
81
82  bra logicalShiftingLoop

```

Fig. 10. Mainline program for the flowchart in figure 1

```

43  copyRegister    macro A, B          ;We want to set A = B by moving B -> WREG then WREG -> A
44                  movf B, W           ;Move B -> WREG
45                  movwf A             ;Move WREG -> A
46                  endm

```

Fig. 11. Macro definition for the copyRegister in problem 3




Fig. 12. Waveform generated by the mainline program in figure 10

IV. PROBLEM 4: COUNTING FROM 0 TO 15

A. Problem Outline

We wish to count from 0 to 15 using the bits RC0, RC1, RC2, and RC3 of register PORTC in the manner shown in table IV. This is a very simple problem that can be solved with a simple implementation of the modulo operator. So let us begin by first defining the modulo operator in assembler and then moving on with solving the problem .

B. The modulo operator

The modulo operator can be thought of as an operator that returns the remainder when a number (dividend) is divided by another number (divisor). For our intents we do not care about preserving the original dividend and later on you will see, it is actually slower to work with the divisor itself rather than the modulus of a divisor by some power of two. Thus, given all of this, our goal is to create a subroutine that takes accepts a dividend and divisor and returns the remainder. Since implementing

TABLE IV
DESIRED SEQUENCE TO BE REPRODUCED FOR PROBLEM 4 USING BITS RC0 TO RC3 OF REGISTER PORTC.

| Ch. 4 | Ch. 3 | Ch. 2 | Ch. 1 |
|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 |

division with a remainder is not a native function to the PIC microcontroller we will define division with a remainder by calling subtraction in a loop. The pseudo-code representation of this function is shown in listing 1.

```

1 while((dividend >= divisor)):
2     dividend = dividend - divisor;           #this will store remainder in dividend
3 else:
4     return dividend;                       #return only dividend (which stores remainder)

```

Listing 1. Pseudo-code for modulo operator

Thus, we essentially have to keep checking in every iteration of the modulo subroutine whether or not dividend is greater than or equal to the divisor, and if it is, then update the dividend by subtracting the divisor from it and storing the new value in the dividend, and when the dividend is finally less than the divisor, it becomes the remainder of the division, return the dividend. Now let us implement a more digestible version of the pseudo-code by breaking it down into a flowchart as is seen in figure 2. Notice when we begin the modulo subroutine we first check if the dividend is equal to divisor, and if it is, then update the value of the dividend by subtracting the divisor from it. Let us run through an example of 17 mod 8.

The dividend is 17 and the divisor is 8. We check if the dividend is equal to the divisor, that is checking to see if $17 == 8$. The check returns false, thus we check to see if the dividend is greater than the divisor, that is if $17 > 8$. This check returns true and thus we set $dividend = dividend - divisor$, meaning $dividend = 17 - 8$ which means $dividend = 9$. Now we check to see if dividend is equal to divisor or $9 == 8$. This returns false and thus we now check if $9 > 8$ which returns true thus we update dividend again, $dividend = 9 - 8$ or $dividend = 1$. Now we check if $1 == 8$ which returns false and then we check if $1 > 8$ which also returns false and thus we exit the subroutine.

The implementation of the flowchart into code is shown in figure 13. We begin by copying the divisor (that has been declared before the subroutine) into WREG. The instruction `cpfseq dividend` allows us to compare the dividend (which has also been declared prior) with the WREG, essentially comparing dividend with the divisor to see if they are equal. If they are NOT equal then we execute the next line which is `bra modGreaterThanCheck`. If they are indeed equal then we skip line 220 and branch to the subtractingLoop.

If the comparison in line 219 was not equal then we branch to `modGreaterThanCheck` label which first moves divisor to WREG using the `copyRegister` macro defined in section III, and then executes `cpfsge dividend` which compares dividend with WREG and if dividend is smaller than divisor then we branch to `endModulo`, however, if dividend is indeed greater than WREG (divisor) then we skip the instruction which makes us branch to `endModulo` and go into `subtractingLoop` label which has only one instruction which is `subTwoRegs dividend, dividend, divisor`. This instruction subtracts the third argument (divisor) from the second (dividend) and stores it in the first argument (dividend). After executing this instruction you branch back to `beginModulo` and repeat this loop again. Now we have defined our modulo operator.

C. Counting using modulo

Refer back to table IV and notice that Ch. 2 is only toggled when Ch. 1 has toggled in multiples of 2, and Ch. 3 only toggles when Ch. 1 is toggled in multiples of 4, and finally Ch. 4 only toggles when Ch. 1 toggles in multiples of 8. You could alternatively also look at it the following way. Ch. 3 only toggles when Ch. 2 has toggled in multiples of 2, and Ch. 4 only toggles when Ch. 3 has toggled in multiples of 2. However, we found that the latter method uses more memory than the former method and thus we will use the viewpoint established by the former method in our program. This means we can count

```

213  ;;;;;;;;;;modulo subroutine;;;;;;;;;;;;;
214  modulo
215
216  beginModulo
217
218      copyRegister WREG, divisor ;We are assuming divisor has been defined before calling
219      cpfseq dividend           ;Checks if dividend is equal to WREG where dividend == divisor?
220      bra modGreaterThanCheck;if false check if dividend > divisor ?
221      bra subtractingLoop ;If true then dividend is equal to 8 then subtract
222
223      modGreaterThanCheck
224      copyRegister WREG, divisor ;Again assuming divisor has been defined
225      cpfsgt dividend           ;Checks if dividend is greater than divisor if true then
226      bra endModulo            ;If dividend < divisor then skip to endModulo
227
228      subtractingLoop
229          subTwoRegs dividend, dividend, divisor ; Here we do dividend= dividend - divisor
230      bra beginModulo
231      endModulo
232
233  return

```

Fig. 13. Code for the modulo subroutine

by keeping track of the number of toggles by ch. 1 (or numberOfBit0Toggles). If numberOfBit0Toggles mod 2 returns 0 then we must toggle Ch. 2 and if numberOfBit0Toggles mod 4 returns 0 then we must toggle Ch. 3 and if numberOfBit0Toggles mod 8 returns 0 then we toggle Ch. 4.

However, recall the properties of the modulus operator which is shown in equation 1.

$$\text{If } a \bmod b^n = 0, \text{ then } a \bmod b^m = 0 : n, m \in \mathbb{N}, m < n \quad (1)$$

Thus if numberOfBit0Toggles mod 8 returns 0 then it must be true (without checking we can state) that numberOfBit0Toggles mod 4 returns 0 and numberOfBit0Toggles mod 2 returns 0. Thus if Ch. 4 is toggled we must toggle both all other channels less than 4 (Ch.3, Ch. 2, Ch.1) and if Ch. 3 is toggled we must toggle all channels less than 3 and so on. This makes our counting algorithm more efficient without having to check if dividend mod 2 or mod 4 returns 0 when we already know dividend mod 8 returns 0. With this in mind we can design an n^{th} order counter using the modulus subroutine whose flowchart is shown in figure 4.

Here we are assuming that we have already defined the dividend (or recorded the numberOfBit0Toggles) and defined the order of bit size we are counting up to (or the largest divisor). We then call the modulo subroutine which returns the remainder in the dividend variable after which we update a variable called answerModN where N is the bit to which we are counting up to. So for instance let us assume the largest bit we are counting up to is the 1st bit (or in decimal 2), thus the value of N is 2. We update answerMod2 (replacing N with 2). Then we update the divisor to be half of the previous divisor (in this instance divisor will be 1) and notice we do the same to N (where N is also 1). Here we are assuming that updating N also updates the name of the variable answerModN. Then we check if divisor ==1 and since it is true we exit, if it were however false, for instance we are counting up to 32 for instance, then we go back to the beginning, compute answerMod32 and then update divisor and N to be 16 and keep repeating the loop until we hit 1.

However, it is extremely difficult to assign and create variables dynamically in the assembler language thus we boil down the flowchart in figure 4 into figure 3. Notice that the flowchart in figure 3 is a direct application of the flowchart in figure 4. You can consider the flowchart in figure 3 to be a brute-force implementation of the flowchart in figure 4.

We see in the flowchart 3 that we begin by declaring the divisor to be 8 and then calling the modulo subroutine after which we have updated dividend to be dividend = dividend mod 8. Then we update the divisor to be 4 and then call the modulo subroutine essentially computing dividend = dividend mod 8 mod 4 (however in reality we merely compute dividend mod 4), after which we declare the divisor to be 2 and essentially compute dividend = dividend mod 8 mod 4 mod 2 (however actually just computing dividend mod 2) before exiting the subroutine.

The implementation of the flowchart 3 is done in the code shown in figure 14.

We see, just like in the flowchart in figure 3 the code in figure 14 begins by declaring divisor to be 8, then calling modulo subroutine and then saving the current dividend in a variable called answerMod8, after which it declares divisor to be 4, calls

```

188  ;;;;;;;;;;Modulus Subroutine;;;;;;;;;;;;;
189
190  modulus
191
192  ;;First check mod8 for RC3;;;
193
194      MOVLF 8, divisor          ;First check for answerMod8
195      rcall modulo
196      copyRegister answerMod8, dividend    ;at the end you set answerMod8=dividend
197
198  ;;Now check mod4 for RC2;;;
199
200      MOVLF 4, divisor          ;declare divisor
201      rcall modulo              ;Find dividend mod 4
202      copyRegister answerMod4, dividend    ;At the end answerMod4 = dividend
203
204
205  ;;Now check for mod2 for RC1;;
206      MOVLF 2, divisor
207      rcall modulo
208      copyRegister answerMod2, dividend
209
210  return

```

Fig. 14. Modulus subroutine implementation shown in flowchart in figure 3

modulo subroutine and saves the current dividend in a variable called answerMod4, and declares the divisor to be 2, calls the modulo subroutine and saves the current dividend in answerMod2, and finally returns.

D. Putting it all together

To use the modulo and modulus subroutine to count we refer to flowchart in figure 5. We begin by delaying for 0.1ms by calling `rcall LoopTime` however it is more important to think of LoopTime as a 0.1ms delay, it is better to visualize the solution that way. Then you will notice we update PORTC with the proxy register called state, this is done so that all of the bits RC0, RC1, RC2, and RC3 are all updated at once without having a delay between the time taken for RC0 and RC3 to be updated (which is considerable without the proxy register). Then we update the numberOfBit0Toggles for this loop and assign dividend to be equal to the numberOfBit0Toggles. We could have removed either of the two variables, as for all intents and purposes, numberOfBit0Toggles and dividend variable are exactly the same, however, treating them separately helps us think of the solution in a more clear manner. We know how and why the dividend is changing. Then we call the modulus subroutine which computes dividend mod 8, dividend mod 8 mod 4 (essentially not literally), and dividend mod 8 mod 4 mod 2 (essentially not literally). Then we begin toggling our state registers. We first toggle bit0 of state before checking if answerMod8 is 0. If answerMod8 is indeed 0 we toggle bit3, bit2, and bit1 of state before looping back. If however answerMod8 is not 0 we check if answerMod4 is 0, and if it is true we toggle bit2 and bit1 before looping back. If answerMod4 is not 0 then we check if answerMod2 is 0, if answerMod 2 is indeed 0 then we toggle bit1 and then loop back, if answerMod2 is not 0 then we toggle nothing and loop back. In the next loop (after a 0.1ms delay) we update PORTC by copying the binary value in the state register into PORTC and repeat infinitely.

The code for the flowchart in figure 5 is shown in figure 15. Notice the only difference between the flowchart and the code is that we have replaced the delay for 0.1ms block with `rcall LoopTime` in line 90, however, they are both identical. Further, notice we have used a brute-force method to toggle the bits of state register in lines 101-103, 110-111, and 118. Since, the number of bits we are dealing with are so small it is easier to brute-force a solution rather than make another subroutine. The output waveform for mainline program in 15 is shown in figure 16.

```

83 ;;;;; Mainline program ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
84
85 Mainline
86     rcall Initial          ;Initialize everything
87
88 countingLoop
89
90     rcall LoopTime          ;Wait 0.1ms
91     copyRegister PORTC, state ;toggle all required bits through proxy register called state to minimize lag
92     incf numberOfBit0Toggles, F ;increment numberOfBit0Toggles
93
94     copyRegister dividend, numberOfBit0Toggles ;declaring dividend before calling modulus subroutine
95     rcall modulus           ;computes dividend mod divisor returns answer
96     btg state, 0            ;Toggle bit0
97
98     ;if numberOfBit0Toggles mod 8 = 0 btg all
99     tstfsz answerMod8       ;Checks if answerMod8 is clear
100    bra bit2Toggle           ;if false check for bit2
101    btg state, 3              ;if true toggle up to bit RC3
102    btg state, 2
103    btg state, 1
104    bra countingLoop
105
106    ;if numberOfBit0Toggles mod 4 = 0 btg 2 and 1
107    bit2Toggle
108    tstfsz answerMod4
109    bra bit1Toggle
110    btg state, 2              ;if true toggle up to bit RC2
111    btg state, 1
112    bra countingLoop
113
114    ;if numberOfBit0Toggles mod 2= 0 btg1
115    bit1Toggle
116    tstfsz answerMod2
117    bra countingLoop
118    btg state, 1              ;if true toggle up to bit RC1
119    bra countingLoop
120

```

Fig. 15. Mainline program for problem 4




Fig. 16. Waveform for counting from 0 to 15 as per mainline in figure 15