

# HY330 – VLSI Digital systems

## Exercise set 3

13/12/2019

Βαγενάς Αναστάσης

### Exercise 1

In this exercise we want to implement a complete article with the following portals:


$$C'out = (AB + ACin + BCin)'$$

$$Cout = (C'out)'$$


$$S'out = (ABCin + C'out(A + B + Cin))'$$

$$Sout = (S'out)'$$

### Schematic and Transistor sizing/Diagram design



Schematic for  $C'out$




### Schematic for S'out

For the whole circuit we need a total of 28 transistors.


Από αυτά:

- The 4 are for the inverters for  $S'out$ ,  $C'out$  and produce  $Sout$  και  $Cout$ .
- The 14 for  $S'out$ .
- The last 10 for  $C'out$  (we reduced the function from  $AB+AC_{in}+BC_{in}$  to  $AB+(A+B)C_{in}$ ).

## Floorplan



Above the schematic of the full adder one bit.



Above the results of the simulation for input to the articulator  $A = 1$ ,  $B = 0$  and pulse  $C_{in}$ .

As  $C_{in}$  goes up and down we also see alternations in  $S_{out}$  and  $C_{out}$ .

Specifically,  $C_{in}$  starts from 0 and since  $A = 1$  we will have output  $S_{out} = 1$  and  $C_{out} = 0$ .

Conversely for  $C_{in} = 1$  since  $A = 1$  then we will have output  $S_{out} = 0$  and  $C_{out} = 1$ , which is done in each case in the simulation.


It is important to mention that as we expected  $C_{out}$  precedes  $S_{out}$  in the alternations since it is the signal that has the potential to affect  $S_{out}$ . Hence the delay that exists between the alternations.

### Floorplan (for 8bit)

For this part we made the appropriate connections between  $C_{in}$  and  $C_{out}$  and the intermediate adders.

So the only exceptions are  $C_{in}$  of `full_adder_0` cell and the  $C_{out}$  of `full_adder_7` cell (more and better can be seen in the .mag file that will be accompanied by the report).

Down below the results of the simulation:



First, we add the numbers  $A = 11111111$ ,  $B = 00000000$  (0/1) and  $C_{in} = 0$  where essentially the LSB of  $B$  goes from 0 to 1. We do this because it will help us to have overflow and every bit of it  $S_{out}$  to change state.

As shown in the pictures we first have (at time 0) we have  $B = 00000001$  so all  $S_{out} [7: 0] = 0$  and  $C_{out} = 1$  which is done. Then after the LSB of  $B$  falls to 0 we will have a reset of  $S_{out} [7: 0]$  to 1. Indeed from `full_adder_0` (the LSB of the adder) we see the change in  $S_{out}$  and the each  $S_{out}$  up to `full_adder_7` /  $S_{out}$  we have a change to 1. Finally, `full_adder_7` /  $c_{out}$  also goes to 0 (it happens slightly before the change of  $S_{out}$  to `full_adder_7`)

## Exercise 2

In Exercise 2 we have to design and simulate a pass logic latch at spice level.


To create it in it we use the card **.subckt**, where we put the inverters, the sram cell (the inverters with the feedback) and the pass gate.

In the sizes of transistors we have chosen:

- For the inverter driven by D and the inverter driven by output Q we have  $W_{\text{pmos}} = 27\text{u}$  and  $W_{\text{nmos}} = 9\text{u}$ .
- For the feedback inverter we have  $W_{\text{pmos}} = 9\text{u}$  and  $W_{\text{nmos}} = 3\text{u}$ .
- For the pass gate we have  $W_{\text{pmos}} = 18\text{u}$  and  $W_{\text{nmos}} = 6\text{u}$ .

Then, we connect them properly to create the required circuit. Below is the truth table:

CLK	D	Q
0	0	0
1	0	Q
0	1	1
1	1	Q



The latch is active on the negative edge of the clock, so by dropping the clock to 0, we will have toggle the output Q based on D.

In the simulation image, in the first part (from 0-40ns) the input D is 0 and at the beginning Q changes and remains at 0 for the whole period of the clock.

Then, when the clock goes back to 0 we see input D again, which has gone to 1 and we change the Q from 1 to 0. This remains at 1 for the specific clock period (40ns-80ns).


## Exercise 3

In Exercise 3 we have to design and simulate a flip-flop at spice level.

First, we simulate the truth table:


CLK	D	Q
↑	0	0
↑	1	1
else	x	Q

For the first case:



We have a pulse at input D that passes through output Q only after the clock is at the positive edge (the clock is clk\_use) and holds the data until the next edge. At the next edge since D is 0 the value of Q returns to 0.

We do the same for the reverse case where we have similar results.



Now based on the first case (ie the positive pulse D) we make measurements on the times required with load Cg1 and ascent / descent time 200ps:


$t_{\text{rise}}(\text{qm})$	3.67ns
$t_{\text{fall}}(\text{qm})$	3.01ns
$t_{\text{rise}}(\text{q})$	3.68ns
$t_{\text{fall}}(\text{q})$	2.94ns
Clock to q	9.68ns
Hold Time	5.88ns

And for Cg1 load and rise / fall time 400ps:

$t_{\text{rise}}(\text{qm})$	3.67ns
$t_{\text{fall}}(\text{qm})$	3.01ns
$t_{\text{rise}}(\text{q})$	5.09ns
$t_{\text{fall}}(\text{q})$	3.95ns
Clock to q	10.54ns
Hold time	5.91ns

So the setup is 0 in both cases.

This can be seen from the pictures below:



Due to the long delay between the external clk clock and the clock used by the flip-flop, clk\_use, the setup time is essentially negative (if we count in terms of the clk clock and not the clk\_use).

In this image while the pulse D comes after the clock clk again passes to the output Q. This is not wrong since the flip-flop sees the clock clk\_use which is what causes the changes in it. So the setup time in clk\_use is respected and the flip-flop works properly.

So what we measure is the hold time which is the time which the data must be constant after the arrival of the clk edge. When we observe an increase of about 5% in clock\_to\_q then we will have the hold time, ie the time from 50 % of clk value up to 50% of clk\_use.

Finally, with the increase of the descent as well as the load time we will see an increase in the time that the output Q changes, since it has to drive additional load.

It is worth mentioning that the ascent time of Qm does not change in any case since it is an internal node of Flip-Flop.