

Digital Circuit Design Lab2

Dr Ashraf Armoush
Wednesday 2:00 pm – 5:00 pm
First Semester

Experiment Information	
Experiment Name: Two Bit Adder	Experiment Number: #2
Performed: 7 Oct 2020	Submitted: 8 Oct 2020
Partner Students	
1- Taher Anaya	2- Hadi Jml



جامعة النجاح الوطنية كلية الهندسة وتكنولوجيا المعلومات

Introduction:

The counter is a digital device, and the output of the counter includes a predefined state based on the clock pulse applications. The output of the counter can be used to count the number of pulses. Generally, counters consist of a flip-flop arrangement, which can be a synchronous counter or asynchronous counter. In synchronous counter, only one clock i/p is given to all flip-flops, whereas in the asynchronous counter, the flip flop's o/p is the clock signal from the nearby one.

In this experiment, we will build different types of counters using VHDL, and we will be synthesizing each counter on the FPGA.

Objectives:

- Construct different types of counters.
- Build a clock divider.
- Build a push-button debouncer.
- · Build a Time Mux.
- Build BCD to 7-Segment decoder.
- Use seven-segment displays with the FPGA.

Procedure:


This experiment consists of 4 different parts:

- 1. Asynchronous Ripple Counter.
- 2. AutoUpDown Synchronous Counter.
- 3. Push Button UpDown Counter.
- 4. Two-Digit BCD Counter.



Asynchronous Ripple Counter

In this part, you will build a 4-bit Asynchronous ripple counter using T flip-flops.



First, we want to build a TFF to use for building the Ripple Counter.

And the VHDL code of a TFF is shown in the figure below.

```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
 3
 4
    entity TFF is
        Port ( T : in STD_LOGIC;
 5
               CLK : in STD LOGIC;
 6
               CLR : in STD LOGIC;
 7
               Q : out STD_LOGIC;
 8
               QB : out STD_LOGIC);
 9
    end TFF;
10
11
    architecture Behavioral of TFF is
12
13
14
       Signal temp: STD_LOGIC := '0';
15
16 begin
17
18
       pl: process (CLK, CLR)
19
       begin
20
          if (CLR = '0') then
21
             temp <= '0';
22
          elsif (CLK'event and CLK = '1') then
23
24
             if(t = 'l') then
                temp <= not temp;</pre>
25
26
             end if:
27
          end if;
       Q <= temp;
28
29
       QB <= not temp;
       end process;
30
31
32 end Behavioral;
33
```

Faculty of Engineering and IT



جامعة النجاح الوطنية كلية الهندسة وتكنولوجيا المعلومات

Procedure: (cont.)

Asynchronous Ripple Counter (cont.)

Now, we can use TFF to build a Ripple Counter.

And the VHDL code of a Ripple Counter is shown in the figure below.

```
library IEEE;
1
    use IEEE.STD LOGIC 1164.ALL;
2
3
4
    entity FourBitAsynchronousCounter is
        Port ( Enable : in STD LOGIC;
5
               CLK : in STD LOGIC;
6
               Reset : in STD LOGIC;
7
               Q : out STD LOGIC VECTOR (3 downto 0));
8
    end FourBitAsynchronousCounter;
9
10
    architecture Behavioral of FourBitAsynchronousCounter is
11
12
       component TFF
13
14
        Port ( T : in STD LOGIC;
               CLK : in STD LOGIC;
15
               CLR : in STD LOGIC;
16
               Q : out STD LOGIC;
17
               QB : out STD LOGIC);
18
19
       end component;
20
       Signal temp: STD LOGIC VECTOR (3 downto 0) := "0000";
21
22
    begin
23
24
       tff0: TFF port map(Enable, CLK, Reset, temp(0));
25
       tffl: TFF port map(Enable, temp(0), Reset, temp(1));
26
       tff2: TFF port map(Enable, temp(1), Reset, temp(2));
27
       tff3: TFF port map(Enable, temp(2), Reset, temp(3));
28
29
       Q <= temp;
30
31
32 end Behavioral;
```



Asynchronous Ripple Counter (cont.)

Because the system operates on 50MHz frequency, we should build an entity to divide the input clock (C9) to generate an output clock with 1Hz frequency.

And the VHDL code of a Clock Divider is shown in the figure below.

```
1 library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
3 entity ClockDivider is
        Port ( CLK IN : in STD LOGIC;
4
               CLK OUT : out STD LOGIC);
5
6 end ClockDivider;
7
   architecture Behavioral of ClockDivider is
8
9
       Signal temp: STD LOGIC := '0';
10
11
   begin
12
13
      p1: process (CLK IN)
14
          Variable count: integer range 0 to 25000000 := 0;
15
16
      begin
17
          if ( CLK IN'event and CLK IN = '1') then
18
19
             count := count + 1;
             if(count = 25000000) then
20
                count := 0;
21
                temp <= not temp;
22
23
             end if;
24
          end if;
          CLK OUT <= temp;
25
26
       end process;
27
   end Behavioral;
28
29
```

An-Najah National University

Faculty of Engineering and IT




جامعة النجاح الوطنية كلية الهندسة وتكنولوجيا المعلومات

Procedure: (cont.)

Asynchronous Ripple Counter (cont.)

Now, we should build the main VHDL file to implement the first part. Our file should include two components from the clock divider and the asynchronous counter, as shown in the figure.



And the VHDL code of the main file is shown in the figure below.

```
1 library IEEE;
 2
    use IEEE.STD LOGIC 1164.ALL;
 3
 4
    entity MainEntity is
 5
        Port ( Enable : in STD LOGIC;
               CLK : in STD LOGIC;
 6
 7
               Reset : in STD_LOGIC;
               Q : out STD_LOGIC_VECTOR (3 downto 0));
 8
 9
    end MainEntity;
10
    architecture Behavioral of MainEntity is
11
12
       component ClockDivider
13
14
       Port ( CLK_IN : in STD_LOGIC;
15
               CLK OUT : out STD LOGIC);
16
       end component;
17
       component FourBitAsynchronousCounter
18
19
        Port ( Enable : in STD LOGIC;
               CLK : in STD_LOGIC;
20
               Reset : in STD LOGIC;
21
               Q : out STD_LOGIC_VECTOR (3 downto 0));
22
23
       end component;
24
25
       Signal clkTemp: STD LOGIC := '0';
26
27
    begin
28
       div: ClockDivider port map (CLK, clkTemp);
29
30
       FBAC: FourBitAsynchronousCounter port map(Enable, clkTemp, Reset, Q);
31
32
    end Behavioral;
```



Asynchronous Ripple Counter (cont.)

Note that the main file contains three inputs and four outputs, and this means we need three switches and 4 LEDs, so we must build a UCF file to match inputs with switches and outputs with LEDs.


And the Constraint File is shown in the figure below.

```
1 NET "Enable" LOC = "L13";
2 NET "CLK" LOC = "C9";
3 NET "Reset" LOC = "L14";
4 NET "Q(3)" LOC = "L13";
5 NET "Q(2)" LOC = "L13";
6 NET "Q(1)" LOC = "L13";
7 NET "Q(0)" LOC = "L13";
```

That's all in the first part, now let's move on to the second part.

AutoUpDown Synchronous Counter

In this part, we should implement an automatic up-down counter. This is a 4-bit counter that increment/decrement automatically using the system clock. And because the system is operating on 50MHz frequency, we need to divide the clock to notice the change in LED's counting.



The first component we need in this part is Divider, and we implemented it in the previous part.



<u>AutoUpDown Synchronous Counter (cont.)</u>

Now we need to build the synchronous counter.

The VHDL code of the synchronous counter is shown in the figure below.

```
library IEEE;
 1
   use IEEE.STD LOGIC 1164.ALL;
 2
   use IEEE.std logic unsigned.All;
 3
 4
   entity FourBitSynchronousCounter is
 5
        Port ( UpDown : in STD LOGIC;
 6
 7
               CLK : in STD LOGIC;
               Reset : in STD LOGIC;
 8
               Count : out STD LOGIC VECTOR (3 downto 0));
 9
10
    end FourBitSynchronousCounter;
11
    architecture Behavioral of FourBitSynchronousCounter is
12
13
       Signal temp: STD LOGIC VECTOR (3 downto 0) := "0000";
14
15
   begin
16
17
18
       p1: process (CLK, Reset)
       begin
19
20
          if (Reset = '0') then
21
             temp <= "0000";
22
          elsif (CLK'event and CLK = '1') then
23
             if (Updown = '0') then
24
                temp <= temp - '1';
25
             elsif (UpDown = '1') then
26
                temp <= temp + '1';
27
             end if;
28
          end if;
29
       Count <= temp;
30
       end process;
31
```



<u>AutoUpDown Synchronous Counter (cont.)</u>

Now, we should build the main VHDL file to implement the second part. Our file should include two components from the clock divider and the synchronous counter, as shown in the figure.

```
library IEEE;
 1
    use IEEE.STD_LOGIC_1164.ALL;
 2
 3
 4
    entity MainEntity is
        Port ( Enable : in STD LOGIC;
 5
               CLK : in STD LOGIC;
 6
               Reset : in STD LOGIC;
7
               Q : out STD LOGIC VECTOR (3 downto 0));
 8
 9
    end MainEntity;
10
11
    architecture Behavioral of MainEntity is
12
13
       component ClockDivider
        Port ( CLK IN : in STD LOGIC;
14
               CLK OUT : out STD LOGIC);
15
       end component;
16
17
       component FourBitSynchronousCounter
18
          Port ( UpDown : in STD LOGIC;
19
                CLK : in STD_LOGIC;
20
                Reset : in STD LOGIC;
21
                Count : out STD_LOGIC_VECTOR (3 downto 0));
22
23
       end component;
24
       Signal clkTemp: STD LOGIC := '0';
25
26
    begin
27
28
       div: ClockDivider port map (CLK, clkTemp);
29
       FBSC: FourBitSynchronousCounter port map(Enable, clkTemp, Reset, Q);
30
31
    end Behavioral;
```


That's all in the second part, now let's move on to the third part.



Push Button UpDown Counter

In this part, we want to build a synchronous counter like the previous part, but we'll using push-button to generate pulses instead of using the clock system, but there is a problem that we will face in this section, which is the **bounce**.

When you push a button, two metal parts come together. For the user, it might seem that the contact is made instantly. That is not quite correct. Inside the switch, there are moving parts. When you push the button, it initially makes contact with the other metal part, but just in a brief split of a microsecond. Then it makes contact a little longer, and then again, a little longer. In the end, the switch is fully closed. The button is bouncing between in-contact and not in-contact. "When the switch is closed, the two contacts separate and reconnect, typically 10 to 100 times throughout about 1ms."



Now, we should implement a module to debounce the push button. The debouncing module is just a delay that ensures the correct state of the button.



<u>AutoUpDown Synchronous Counter (cont.)</u>

The VHDL code of the debouncer is shown in the figure below.

```
library IEEE;
1
    use IEEE.STD LOGIC 1164.ALL;
 2
 3
 4
   entity PBCounter is
        Port ( PB : in STD LOGIC;
 5
                CLK : in STD LOGIC;
 6
 7
                PB Debounced : out STD LOGIC);
    end PBCounter;
 8
 9
10
    architecture Behavioral of PBCounter is
11
        Signal T_On, PB_Old: STD_LOGIC := '0';
12
       Signal counter : integer range 0 to 500000 := 0;
13
14
   begin
15
16
17
       pl: process (CLK)
       begin
18
          if (CLK'event and CLK = '1') then
19
20
21
             if (T On = '0') then
                 if (PB /= PB_Old) then
22
                    T_On <= '1';
23
                    counter <= 0;
24
                    PB Old <= PB;
25
                 end if;
26
             elsif (T_On = '1') then
27
                 counter <= counter + 1;
28
                 if (counter = 500000) then
29
                    T On <= '0';
30
                 end if;
31
32
             end if;
33
          end if;
34
          PB Debounced <= PB Old;
35
       end process;
36
37
   end Behavioral;
38
39
```

Faculty of Engineering and IT



جامعة النجاح الوطنية كلية الهندسة وتكنولوجيا المعلومات

Procedure: (cont.)

AutoUpDown Synchronous Counter (cont.)

The second component we need it in this part is a synchronous counter, and we implemented it in the previous part.

Now, we should build the main VHDL file to implement the third part. Our file should include two components from the debouncer and the synchronous counter, as shown in the figure.

```
library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
2
3
   entity mainPBCounter is
4
     Port ( PB : in STD LOGIC;
5
              UpDown : in STD LOGIC;
 6
              CLK : in STD LOGIC;
7
              Reset : in STD LOGIC;
8
              Count : out STD LOGIC VECTOR (3 downto 0));
9
10 end mainPBCounter;
11
12
   architecture Behavioral of mainPBCounter is
13
     component PBCounter
14
       Port ( PB : in STD LOGIC;
15
              CLK : in STD LOGIC;
16
17
              PB Debounced : out STD LOGIC);
     end component;
18
19
     component FourBitSynchronousCounter
20
       Port ( UpDown : in STD LOGIC;
21
22
               CLK : in STD LOGIC;
23
              Reset : in STD LOGIC;
24
              Count : out STD LOGIC VECTOR (3 downto 0));
     end component;
25
26
       Signal temp: STD LOGIC := '0';
27
28
29 begin
30
31
       PBC: PBCounter port map (PB, CLK, temp);
       FBSC: FourBitSynchronousCounter port map (UpDown, temp, Reset, Count);
32
33
   end Behavioral;
34
35
```

That's all in the third part, now let's move on to the last part.

Faculty of Engineering and IT




جامعة النجاح الوطنية كلية الهندسة وتكنولوجيا المعلومات

Procedure: (cont.)


Two-Digit BCD Counter

In this part, we will build a two-digit BCD counter that counts from 00 to 99. The result is to be displayed on a two-seven-segment display module connected to the kit. The circuit diagram for this module is shown in the figure.



The seven segments in this module are common cathode. This means to light a LEDs segment should be pulled high.

Our design should include four components, as shown in the figure.



The first component we need in this part is Divider, and we implemented it in the previous parts. The second component we need is a two-digit (two-decade) BCD counter counts in decimal from 00 decimal to 99 decimals.

An-Najah National University

Faculty of Engineering and IT



جامعة النجاح الوطنية كلية الهندسة وتكنولوجيا المعلومات

Procedure: (cont.)

Two-Digit BCD Counter (cont.)

The VHDL code of the BCD-counter is shown in the figures below.

```
1 library IEEE;
                                                           31
   use IEEE.STD_LOGIC_1164.ALL;
                                                                         elsif (UpDown = '1') then
                                                           32
 3 use IEEE.STD LOGIC UNSIGNED.ALL;
                                                           33
 4
 5
    entity BCDCounter is
                                                                            if (D0 = "1001") then
                                                           34
       Port ( UpDown, CLK, Reset : in STD_LOGIC;
 6
                                                                               D0 <= "00000";
                                                           35
              DigitO, Digit1 : out STD LOGIC VECTOR (
 7
                                                                               if (D1 = "1001") then
                                                           36
 8
   end BCDCounter;
                                                                                  D1 <= "00000";
 9
                                                           37
10 architecture Behavioral of BCDCounter is
                                                                               else
                                                           38
     Signal DO, D1 : STD_LOGIC_VECTOR (3 downto 0);
11
                                                                                  D1 <= D1 + '1';
                                                           39
12 begin
13
                                                                               end if;
                                                           40
14
      p1: process (CLK, Reset)
                                                           41
15
      begin
                                                                               D0 <= D0 + '1';
         if (Reset = '0') then
                                                           42
16
            D0 <= "0000";
17
                                                                            end if;
                                                           43
            D1 <= "0000";
18
                                                           44
         elsif (CLK'event and CLK = '1') then
19
                                                           45
                                                                         end if;
            if (UpDown = '0') then
20
                if (D0 = "0000") then
21
                                                                     end if;
                                                           46
                  DO <= "1001";
22
                                                           47
                  if (D1 = "0000") then
23
                     D1 <= "1001";
                                                                  end process;
                                                           48
24
                                                                  Digit0 <= D0;
                                                           49
                     D1 <= D1 - '1';
26
                                                                  Digit1 <= D1;
                                                           50
                  end if;
27
                                                           51
28
               else
29
                  D0 <= D0 - '1';
                                                           52 end Behavioral;
                end if;
30
```

But we cannot simultaneously display a digit on both 7-segment LED displays. Instead, repeatedly and continuously displaying a digit on each display faster than the human eye can respond, both displays will appear to be illuminated at the same time. In this part, you will implement a multiplexer to select between the two digits (Tens and Ones) of the BCD_Counter. Each 7-segment LED display should be illuminated for 10 ms. The output DigSelect signal is used to indicate the current active digit (0 and 1 for digit0 and digit1 respectively), so we need to build the third component in this part, which is Time-Mux.



Two-Digit BCD Counter (cont.)

The VHDL code of the Time-Mux is shown in the figure below.

```
1 library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
2
3
 4
   entity TimeMux is
      Port ( Digit0, Digit1 : in STD LOGIC VECTOR (3 downto 0);
 5
               CLK : in STD LOGIC;
 6
               BCDValue : out STD LOGIC VECTOR (3 downto 0);
7
8
               DigitSelect : out STD LOGIC);
   end TimeMux;
9
10
   architecture Behavioral of TimeMux is
11
       Signal DS: STD LOGIC := '0';
12
   begin
13
14
      pl: process (CLK)
15
      Variable counter: integer range 0 to 500000 := 0;
16
      begin
17
18
          if (CLK'event and CLK = '1') then
19
             counter := counter + 1;
20
             if (counter = 500000) then
21
                counter := 0;
22
23
                DS <= not DS;
             end if;
24
             if (DS = '0') then
25
                BCDValue <= Digit0;
26
             elsif (DS = '1') then
27
28
                BCDValue <= Digitl;
             end if;
29
          end if;
30
31
32
       end process;
       DigitSelect <= DS;
33
   end Behavioral;
34
35
```

An-Najah National University

Faculty of Engineering and IT



جامعة النجاح الوطنية كلية الهندسة وتكنولوجيا المعلومات

Procedure: (cont.)

Two-Digit BCD Counter (cont.)

Now, we want to convert a 4-bit BCD number to a 7-bit control signal, which can be displayed on a 7-segment display. The seven segments in this module are common cathode. Therefore, our output signals should be active high.

The VHDL code of the BCD to 7-Segment Decoder is shown in the figure below.

```
1 library IEEE;
  2 use IEEE.STD LOGIC 1164.ALL;
  3
  4 entity BCDTosevenSegment is
         Port ( BCD : in STD LOGIC VECTOR (3 downto 0);
  5
               SevData : out STD LOGIC VECTOR (6 downto 0));
  6
  7
    end BCDTosevenSegment;
  9
    architecture Behavioral of BCDTosevenSegment is
 10
 11
    begin
 12
 13
      pl: process (BCD)
      begin
14
          case BCD is
 15
             when "00000" => SevData <= "11111110";
 16
             when "0001" => SevData <= "0110000";
 17
              when "0010" => SevData <= "1101101";
 18
              when "0011" => SevData <= "1111001";
 19
              when "0100" => SevData <= "0110011";
 20
             when "0101" => SevData <= "1011011";
 21
             when "0110" => SevData <= "10111111";
 22
             when "0111" => SevData <= "1110000";
 23
             when "1000" => SevData <= "11111111";
 24
             when "1001" => SevData <= "1111011";
 25
              when others => SevData <= "00000000";
 26
 27
          end case;
 28
       end process;
 29
 30 end Behavioral;
 31
```



Two-Digit BCD Counter (cont.)

Now, we should build the main VHDL file to implement the last part. Our file should include four components from the clock divider and BCD-Counter and Time-Mux and BCDToSevenSegment, as shown in the figure.

```
1 Library
                                                                   33
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity MainBCDCounter is
                                                                   34
                                                                          component BCDTosevenSegment
        Port ( UpDown : in STD LOGIC;
 4
                CLK : in STD LOGIC;
                                                                          Port ( BCD : in STD LOGIC VECTOR (3 downto 0);
 5
                                                                   35
                Reset : in STD_LOGIC;
 6
                                                                                 SevData : out STD LOGIC VECTOR (6 downto 0));
                                                                   36
                SevData : out STD_LOGIC_VECTOR (6 downto 0);
               C : out STD LOGIC);
 8
                                                                   37
                                                                          end component;
 9 end MainBCDCounter;
                                                                   38
10
11
    architecture Behavioral of MainBCDCounter is
                                                                          Signal temp :STD LOGIC := '0';
                                                                   39
12
                                                                          Signal DO: STD LOGIC VECTOR (3 downto 0);
                                                                   40
      component ClockDivider
13
14
        Port ( CLK_IN : in STD LOGIC;
                                                                          Signal D1: STD LOGIC VECTOR (3 downto 0);
                                                                   41
               CLK OUT : out STD LOGIC);
15
                                                                          Signal BCD: STD LOGIC VECTOR (3 downto 0);
                                                                   42
16
      end component;
17
                                                                   43
18
      component BCDCounter
       Port ( UpDown : in STD_LOGIC;
                                                                   44
                                                                      begin
19
                CLK : in STD LOGIC;
20
                                                                   45
                Reset : in STD LOGIC;
21
                Digit0 : out STD_LOGIC_VECTOR (3 downto 0);
22
                                                                         CD: ClockDivider port map (CLK, temp);
                                                                   46
                Digit1 : out STD_LOGIC_VECTOR (3 downto 0));
23
                                                                          BCDC: BCDCounter port map (UPDown, temp, Reset, D0, D1);
                                                                   47
24
      end component;
25
                                                                   48
                                                                          TM: TimeMux port map (DO, D1, CLK, BCD, C);
      component TimeMux
26
                                                                   49
                                                                          BCDTSS: BCDTosevenSegment port map (BCD, SevData);
27
       Port ( Digit0 : in STD_LOGIC_VECTOR (3 downto 0);
                Digitl : in STD_LOGIC_VECTOR (3 downto 0);
28
                CLK : in STD_LOGIC;
29
                                                                   51 end Behavioral;
                BCDValue : out STD LOGIC VECTOR (3 downto 0);
30
                DigitSelect : out STD_LOGIC);
31
                                                                   52
32
        end component;
```

That's all in this experiment.