



Digital Circuit Design Lab2

Dr Ashraf Armoush

Wednesday 2:00 pm – 5:00 pm

First Semester

Experiment Information

Experiment Name: Two Bit Adder

Experiment Number: #2

Performed: 7 Oct 2020

Submitted: 8 Oct 2020

Partner Students

1- Taher Anaya

2- Hadi Jml



Introduction:

The counter is a digital device, and the output of the counter includes a predefined state based on the clock pulse applications. The output of the counter can be used to count the number of pulses. Generally, counters consist of a flip-flop arrangement, which can be a synchronous counter or asynchronous counter. In synchronous counter, only one clock i/p is given to all flip-flops, whereas in the asynchronous counter, the flip flop's o/p is the clock signal from the nearby one.

In this experiment, we will build different types of counters using VHDL, and we will be synthesizing each counter on the FPGA.

Objectives:

- Construct different types of counters.
- Build a clock divider.
- Build a push-button debouncer.
- Build a Time Mux.
- Build BCD to 7-Segment decoder.
- Use seven-segment displays with the FPGA.

Procedure:


This experiment consists of 4 different parts:

1. Asynchronous Ripple Counter.
2. AutoUpDown Synchronous Counter.
3. Push Button UpDown Counter.
4. Two-Digit BCD Counter.



Asynchronous Ripple Counter

In this part, you will build a 4-bit Asynchronous ripple counter using T flip-flops.



First, we want to build a TFF to use for building the Ripple Counter.

And the VHDL code of a TFF is shown in the figure below.

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity TFF is
5      Port ( T : in  STD_LOGIC;
6            CLK : in  STD_LOGIC;
7            CLR : in  STD_LOGIC;
8            Q : out STD_LOGIC;
9            QB : out STD_LOGIC);
10 end TFF;
11
12 architecture Behavioral of TFF is
13
14     Signal temp: STD_LOGIC := '0';
15
16 begin
17
18     p1: process (CLK, CLR)
19     begin
20
21         if (CLR = '0') then
22             temp <= '0';
23         elsif (CLK'event and CLK = '1') then
24             if (t = '1') then
25                 temp <= not temp;
26             end if;
27         end if;
28         Q <= temp;
29         QB <= not temp;
30     end process;
31
32 end Behavioral;
33

```



Procedure: (cont.)

Asynchronous Ripple Counter (cont.)

Now, we can use TFF to build a Ripple Counter.

And the VHDL code of a Ripple Counter is shown in the figure below.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity FourBitAsynchronousCounter is
5      Port ( Enable : in  STD_LOGIC;
6            CLK : in  STD_LOGIC;
7            Reset : in  STD_LOGIC;
8            Q : out  STD_LOGIC_VECTOR (3 downto 0));
9  end FourBitAsynchronousCounter;
10
11  architecture Behavioral of FourBitAsynchronousCounter is
12
13      component TFF
14          Port ( T : in  STD_LOGIC;
15                CLK : in  STD_LOGIC;
16                CLR : in  STD_LOGIC;
17                Q : out  STD_LOGIC;
18                QB : out  STD_LOGIC);
19      end component;
20
21      Signal temp: STD_LOGIC_VECTOR (3 downto 0) := "0000";
22
23  begin
24
25      tff0: TFF port map(Enable, CLK, Reset, temp(0));
26      tff1: TFF port map(Enable, temp(0), Reset, temp(1));
27      tff2: TFF port map(Enable, temp(1), Reset, temp(2));
28      tff3: TFF port map(Enable, temp(2), Reset, temp(3));
29
30      Q <= temp;
31
32  end Behavioral;
```



Procedure: (cont.)

Asynchronous Ripple Counter (cont.)

Because the system operates on 50MHz frequency, we should build an entity to divide the input clock (C9) to generate an output clock with 1Hz frequency.

And the VHDL code of a Clock Divider is shown in the figure below.


```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  entity ClockDivider is
4      Port ( CLK_IN : in  STD_LOGIC;
5             CLK_OUT : out STD_LOGIC);
6  end ClockDivider;
7
8  architecture Behavioral of ClockDivider is
9
10     Signal temp: STD_LOGIC := '0';
11
12 begin
13
14     p1: process (CLK_IN)
15         Variable count: integer range 0 to 250000000 := 0;
16     begin
17
18         if ( CLK_IN'event and CLK_IN = '1') then
19             count := count + 1;
20             if(count = 250000000) then
21                 count := 0;
22                 temp <= not temp;
23             end if;
24         end if;
25         CLK_OUT <= temp;
26     end process;
27
28 end Behavioral;
29
```



Procedure: (cont.)

Asynchronous Ripple Counter (cont.)

Now, we should build the main VHDL file to implement the first part. Our file should include two components from the clock divider and the asynchronous counter, as shown in the figure.



And the VHDL code of the main file is shown in the figure below.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity MainEntity is
5      Port ( Enable : in  STD_LOGIC;
6            CLK : in  STD_LOGIC;
7            Reset : in  STD_LOGIC;
8            Q : out  STD_LOGIC_VECTOR (3 downto 0));
9  end MainEntity;
10
11 architecture Behavioral of MainEntity is
12
13     component ClockDivider
14         Port ( CLK_IN : in  STD_LOGIC;
15               CLK_OUT : out  STD_LOGIC);
16     end component;
17
18     component FourBitAsynchronousCounter
19         Port ( Enable : in  STD_LOGIC;
20               CLK : in  STD_LOGIC;
21               Reset : in  STD_LOGIC;
22               Q : out  STD_LOGIC_VECTOR (3 downto 0));
23     end component;
24
25     Signal clkTemp: STD_LOGIC := '0';
26
27 begin
28
29     div: ClockDivider port map (CLK, clkTemp);
30     FBAC: FourBitAsynchronousCounter port map(Enable, clkTemp, Reset, Q);
31
32 end Behavioral;
```



Procedure: (cont.)

Asynchronous Ripple Counter (cont.)

Note that the main file contains three inputs and four outputs, and this means we need three switches and 4 LEDs, so we must build a UCF file to match inputs with switches and outputs with LEDs.


And the Constraint File is shown in the figure below.

```
1 NET "Enable" LOC = "L13";  
2 NET "CLK" LOC = "C9" ;  
3 NET "Reset" LOC = "L14";  
4 NET "Q(3)" LOC = "L13";  
5 NET "Q(2)" LOC = "L13";  
6 NET "Q(1)" LOC = "L13";  
7 NET "Q(0)" LOC = "L13";
```

That's all in the first part, now let's move on to the second part.

AutoUpDown Synchronous Counter

In this part, we should implement an automatic up-down counter. This is a 4-bit counter that increment/decrement automatically using the system clock. And because the system is operating on 50MHz frequency, we need to divide the clock to notice the change in LED's counting.



The first component we need in this part is Divider, and we implemented it in the previous part.



Procedure: (cont.)

AutoUpDown Synchronous Counter (cont.)

Now we need to build the synchronous counter.

The VHDL code of the synchronous counter is shown in the figure below.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.std_logic_unsigned.All;
4
5  entity FourBitSynchronousCounter is
6      Port ( UpDown : in  STD_LOGIC;
7            CLK : in  STD_LOGIC;
8            Reset : in  STD_LOGIC;
9            Count : out  STD_LOGIC_VECTOR (3 downto 0));
10 end FourBitSynchronousCounter;
11
12 architecture Behavioral of FourBitSynchronousCounter is
13
14     Signal temp: STD_LOGIC_VECTOR (3 downto 0) := "0000";
15
16 begin
17
18     p1: process (CLK, Reset)
19     begin
20
21         if (Reset = '0') then
22             temp <= "0000";
23         elsif (CLK'event and CLK = '1') then
24             if (Updown = '0') then
25                 temp <= temp - '1';
26             elsif (UpDown = '1') then
27                 temp <= temp + '1';
28             end if;
29         end if;
30         Count <= temp;
31     end process;
```




Procedure: (cont.)

AutoUpDown Synchronous Counter (cont.)

Now, we should build the main VHDL file to implement the second part. Our file should include two components from the clock divider and the synchronous counter, as shown in the figure.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity MainEntity is
5      Port ( Enable : in  STD_LOGIC;
6            CLK : in  STD_LOGIC;
7            Reset : in  STD_LOGIC;
8            Q : out  STD_LOGIC_VECTOR (3 downto 0));
9  end MainEntity;
10
11 architecture Behavioral of MainEntity is
12
13     component ClockDivider
14         Port ( CLK_IN : in  STD_LOGIC;
15               CLK_OUT : out  STD_LOGIC);
16     end component;
17
18     component FourBitSynchronousCounter
19         Port ( UpDown : in  STD_LOGIC;
20               CLK : in  STD_LOGIC;
21               Reset : in  STD_LOGIC;
22               Count : out  STD_LOGIC_VECTOR (3 downto 0));
23     end component;
24
25     Signal clkTemp: STD_LOGIC := '0';
26
27 begin
28
29     div: ClockDivider port map (CLK, clkTemp);
30     FBSC: FourBitSynchronousCounter port map(Enable, clkTemp, Reset, Q);
31
32 end Behavioral;
```

That's all in the second part, now let's move on to the third part.




Procedure: (cont.)

Push Button UpDown Counter

In this part, we want to build a synchronous counter like the previous part, but we'll use a push-button to generate pulses instead of using the clock system, but there is a problem that we will face in this section, which is the **bounce**.

When you push a button, two metal parts come together. For the user, it might seem that the contact is made instantly. That is not quite correct. Inside the switch, there are moving parts. When you push the button, it initially makes contact with the other metal part, but just in a brief split of a microsecond. Then it makes contact a little longer, and then again, a little longer. In the end, the switch is fully closed. The button is bouncing between in-contact and not in-contact. "When the switch is closed, the two contacts separate and reconnect, typically 10 to 100 times throughout about 1ms."



Now, we should implement a module to debounce the push button. The debouncing module is just a delay that ensures the correct state of the button.



Procedure: (cont.)

AutoUpDown Synchronous Counter (cont.)

The VHDL code of the debouncer is shown in the figure below.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity PBCounter is
5      Port ( PB : in  STD_LOGIC;
6            CLK : in  STD_LOGIC;
7            PB_Debounced : out  STD_LOGIC);
8  end PBCounter;
9
10 architecture Behavioral of PBCounter is
11
12     Signal T_On, PB_Old: STD_LOGIC := '0';
13     Signal counter : integer range 0 to 500000 := 0;
14
15 begin
16
17     p1: process (CLK)
18     begin
19         if (CLK'event and CLK = '1') then
20
21             if (T_On = '0') then
22                 if (PB /= PB_Old) then
23                     T_On <= '1';
24                     counter <= 0;
25                     PB_Old <= PB;
26                 end if;
27             elsif (T_On = '1') then
28                 counter <= counter + 1;
29                 if (counter = 500000) then
30                     T_On <= '0';
31                 end if;
32             end if;
33
34         end if;
35         PB_Debounced <= PB_Old;
36     end process;
37
38 end Behavioral;
39
```



Procedure: (cont.)

AutoUpDown Synchronous Counter (cont.)

The second component we need it in this part is a synchronous counter, and we implemented it in the previous part.

Now, we should build the main VHDL file to implement the third part. Our file should include two components from the debouncer and the synchronous counter, as shown in the figure.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity mainPBCounter is
5      Port ( PB : in  STD_LOGIC;
6            UpDown : in  STD_LOGIC;
7            CLK : in  STD_LOGIC;
8            Reset : in  STD_LOGIC;
9            Count : out  STD_LOGIC_VECTOR (3 downto 0));
10 end mainPBCounter;
11
12 architecture Behavioral of mainPBCounter is
13
14     component PBCounter
15         Port ( PB : in  STD_LOGIC;
16               CLK : in  STD_LOGIC;
17               PB_Debounced : out  STD_LOGIC);
18     end component;
19
20     component FourBitSynchronousCounter
21         Port ( UpDown : in  STD_LOGIC;
22               CLK : in  STD_LOGIC;
23               Reset : in  STD_LOGIC;
24               Count : out  STD_LOGIC_VECTOR (3 downto 0));
25     end component;
26
27     Signal temp: STD_LOGIC := '0';
28
29 begin
30
31     PBC: PBCounter port map (PB, CLK, temp);
32     FBSC: FourBitSynchronousCounter port map (UpDown, temp, Reset, Count);
33
34 end Behavioral;
35
```

That's all in the third part, now let's move on to the last part.



Procedure: (cont.)

Two-Digit BCD Counter

In this part, we will build a two-digit BCD counter that counts from 00 to 99. The result is to be displayed on a two-seven-segment display module connected to the kit. The circuit diagram for this module is shown in the figure.





Fig1.

The seven segments in this module are common cathode. This means to light a LEDs segment should be pulled high.

Our design should include four components, as shown in the figure.



The first component we need in this part is Divider, and we implemented it in the previous parts.

The second component we need is a two-digit (two-decade) BCD counter counts in decimal from 00 decimal to 99 decimals.



Procedure: (cont.)

Two-Digit BCD Counter (cont.)

The VHDL code of the BCD-counter is shown in the figures below.

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5 entity BCDCounter is
6     Port ( UpDown, CLK, Reset : in  STD_LOGIC;
7           Digit0, Digit1 : out  STD_LOGIC_VECTOR (
8 end BCDCounter;
9
10 architecture Behavioral of BCDCounter is
11     Signal D0, D1 : STD_LOGIC_VECTOR (3 downto 0);
12 begin
13
14     p1: process (CLK, Reset)
15     begin
16         if (Reset = '0') then
17             D0 <= "0000";
18             D1 <= "0000";
19         elsif (CLK'event and CLK = '1') then
20             if (UpDown = '0') then
21                 if (D0 = "0000") then
22                     D0 <= "1001";
23                     if (D1 = "0000") then
24                         D1 <= "1001";
25                     else
26                         D1 <= D1 - '1';
27                     end if;
28                 else
29                     D0 <= D0 - '1';
30                 end if;
31
32                 elsif (UpDown = '1') then
33
34                     if (D0 = "1001") then
35                         D0 <= "0000";
36                     if (D1 = "1001") then
37                         D1 <= "0000";
38                     else
39                         D1 <= D1 + '1';
40                     end if;
41                 else
42                     D0 <= D0 + '1';
43                 end if;
44             end if;
45         end if;
46     end process;
47
48     Digit0 <= D0;
49     Digit1 <= D1;
50
51 end Behavioral;
```

But we cannot simultaneously display a digit on both 7-segment LED displays. Instead, repeatedly and continuously displaying a digit on each display faster than the human eye can respond, both displays will appear to be illuminated at the same time. In this part, you will implement a multiplexer to select between the two digits (Tens and Ones) of the BCD_Counter. Each 7-segment LED display should be illuminated for 10 ms. The output DigSelect signal is used to indicate the current active digit (0 and 1 for digit0 and digit1 respectively), so we need to build the third component in this part, which is Time-Mux.



Procedure: (cont.)

Two-Digit BCD Counter (cont.)

The VHDL code of the Time-Mux is shown in the figure below.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity TimeMux is
5      Port ( Digit0, Digit1 : in  STD_LOGIC_VECTOR (3 downto 0);
6            CLK : in  STD_LOGIC;
7            BCDValue : out  STD_LOGIC_VECTOR (3 downto 0);
8            DigitSelect : out  STD_LOGIC);
9  end TimeMux;
10
11 architecture Behavioral of TimeMux is
12     Signal DS: STD_LOGIC := '0';
13 begin
14
15     p1: process (CLK)
16         Variable counter: integer range 0 to 500000 := 0;
17     begin
18
19         if (CLK'event and CLK = '1') then
20             counter := counter + 1;
21             if (counter = 500000) then
22                 counter := 0;
23                 DS <= not DS;
24             end if;
25             if (DS = '0') then
26                 BCDValue <= Digit0;
27             elsif (DS = '1') then
28                 BCDValue <= Digit1;
29             end if;
30         end if;
31
32     end process;
33     DigitSelect <= DS;
34 end Behavioral;
35
```




Procedure: (cont.)

Two-Digit BCD Counter (cont.)

Now, we want to convert a 4-bit BCD number to a 7-bit control signal, which can be displayed on a 7-segment display. The seven segments in this module are common cathode. Therefore, our output signals should be active high.

The VHDL code of the BCD to 7-Segment Decoder is shown in the figure below.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity BCDtosevenSegment is
5      Port ( BCD : in  STD_LOGIC_VECTOR (3 downto 0);
6            SevData : out STD_LOGIC_VECTOR (6 downto 0));
7  end BCDtosevenSegment;
8
9  architecture Behavioral of BCDtosevenSegment is
10
11  begin
12
13      p1: process (BCD)
14      begin
15          case BCD is
16              when "0000" => SevData <= "1111110";
17              when "0001" => SevData <= "0110000";
18              when "0010" => SevData <= "1101101";
19              when "0011" => SevData <= "1111001";
20              when "0100" => SevData <= "0110011";
21              when "0101" => SevData <= "1011011";
22              when "0110" => SevData <= "1011111";
23              when "0111" => SevData <= "1110000";
24              when "1000" => SevData <= "1111111";
25              when "1001" => SevData <= "1111011";
26              when others => SevData <= "0000000";
27          end case;
28      end process;
29
30  end Behavioral;
31
```




Procedure: (cont.)

Two-Digit BCD Counter (cont.)

Now, we should build the main VHDL file to implement the last part. Our file should include four components from the clock divider and BCD-Counter and Time-Mux and BCDToSevenSegment, as shown in the figure.

```
1  Library
2  use IEEE.STD_LOGIC_1164.ALL;
3  entity MainBCDCounter is
4      Port ( UpDown : in  STD_LOGIC;
5            CLK : in  STD_LOGIC;
6            Reset : in  STD_LOGIC;
7            SevData : out  STD_LOGIC_VECTOR (6 downto 0);
8            C : out  STD_LOGIC);
9  end MainBCDCounter;
10
11  architecture Behavioral of MainBCDCounter is
12
13      component ClockDivider
14          Port ( CLK_IN : in  STD_LOGIC;
15                CLK_OUT : out  STD_LOGIC);
16      end component;
17
18      component BCDCounter
19          Port ( UpDown : in  STD_LOGIC;
20                CLK : in  STD_LOGIC;
21                Reset : in  STD_LOGIC;
22                Digit0 : out  STD_LOGIC_VECTOR (3 downto 0);
23                Digit1 : out  STD_LOGIC_VECTOR (3 downto 0));
24      end component;
25
26      component TimeMux
27          Port ( Digit0 : in  STD_LOGIC_VECTOR (3 downto 0);
28                Digit1 : in  STD_LOGIC_VECTOR (3 downto 0);
29                CLK : in  STD_LOGIC;
30                BCDValue : out  STD_LOGIC_VECTOR (3 downto 0);
31                DigitSelect : out  STD_LOGIC);
32      end component;
33
34      component BCDToSevenSegment
35          Port ( BCD : in  STD_LOGIC_VECTOR (3 downto 0);
36                SevData : out  STD_LOGIC_VECTOR (6 downto 0));
37      end component;
38
39      Signal temp : STD_LOGIC := '0';
40      Signal D0 : STD_LOGIC_VECTOR (3 downto 0);
41      Signal D1 : STD_LOGIC_VECTOR (3 downto 0);
42      Signal BCD : STD_LOGIC_VECTOR (3 downto 0);
43
44  begin
45
46      CD: ClockDivider port map (CLK, temp);
47      BCDC: BCDCounter port map (UPDown, temp, Reset, D0, D1);
48      TM: TimeMux port map (D0, D1, CLK, BCD, C);
49      BCDTSS: BCDToSevenSegment port map (BCD, SevData);
50
51  end Behavioral;
52
```

That's all in this experiment.