

جامعة النجاح الوطنية كلية الهندسة وتكنولوجيا المعلومات

Digital Circuit Design2 Lab

Dr. Ashraf Armoush
Wednesday 2:00 pm – 5:00 pm
First Semester

Experiment Information			
Experiment Name: IP cores and Serial Communication		Experiment Number: #6	
Performed: 2 Dec 2020		Submitted: 7 Dec 2020	
Partner Students			
1- Taher Anaya	2- Hadi Jml		3 – Ameed Omar



جامعة النجاح الوطنية كلية الهندسة وتكنولوجيا المعلومات

Introduction:

In fact, our experiement consists of two parts, the first is IP Cores and the second is Serial Communication. in the first part, we are going to use IP cores. In the second part we are going to use the serial port RS-232 to exchange data between the computer and the FPGA, and to so, an IP core, called MURAT, was used.

Objectives:

- Using IP cores and integrate them into other VHDL Projects.
- Implementing a serial communication between the FPGA and the computer.

Procedure:

IP Cores

We use HDL to describe complex logic functions. But coding everything from scratch would be like reinventing the wheel and a waste of our time. Because of this, we may use an IP core.

An IP core is a block of HDL code that other engineers have already written to perform a specific function and to reduce design time. Open cores contain many open-source projects where the designer has full access to codes and design documents that are built to specific standards. In this lab, we will be given a chance to incorporate a Xilinx IP core into a simple project.

In this part, we will use the Xilinx's Core Generator System to incorporate a multiplier IP core into a VHDL project. Xilinx's system comes with an IP core, called Multiplier, that accepts two inputs and gives an output of multiplying them. To design the given idea, we followed the instructions given in the lab's manual to make use of the multiplier.



Procedure: (cont.)

And our VHDL code for this part will seem like this:

```
library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.STD LOGIC ARITH.ALL;
 4 use IEEE.STD LOGIC UNSIGNED.ALL;
 5 Library XilinxCoreLib;
 6 library UNISIM;
   use UNISIM.VComponents.all;
 7
8
9
10
11 entity main is
12
     Port ( clk : in STD LOGIC;
      LED : out STD LOGIC VECTOR (6 downto 0);
13
      input : in STD LOGIC VECTOR (3 downto 0));
14
15 end main;
16
   architecture Behavioral of main is
17
18 signal A: std logic vector(2 downto 0);
19
20 COMPONENT multi
    PORT (
21
       clk : IN STD LOGIC;
22
       a : IN STD LOGIC VECTOR(2 DOWNTO 0);
23
      b : IN STD LOGIC VECTOR (3 DOWNTO 0);
24
      p : OUT STD LOGIC VECTOR(6 DOWNTO 0));
25
     END COMPONENT;
26
27
  begin
28
29 A <= "101";
30
31 ul : multi PORT MAP (clk, A, input, LED );
32
33 end Behavioral;
```

Note that the first input always equals 5 because we have only four switches and we have used it for the second input. As for the multiplier code, it was used as it is without change.



Procedure: (cont.)

Switches were used as inputs, and LEDs were the indicators of the outputs. As a final step, we need to type our constraint file below.

```
1 NET "clk" LOC = C9;
2 NET "LED[0]" LOC = F12;
3 NET "LED[1]" LOC = E12;
4 NET "LED[2]" LOC = E11;
5 NET "LED[3]" LOC = F11;
6 NET "LED[4]" LOC = C11;
7 NET "LED[5]" LOC = D11;
8 NET "LED[6]" LOC = E9;
9 NET "LED[6]" LOC = E9;
10 NET "input[0]" LOC = L13;
11 NET "input[1]" LOC = L14;
11 NET "input[3]" LOC = N17;
```

Up to here, we will have finished the first part of the experiment, and now let's move on to the second part, which is Serial Communication.

Serial Communication

Serial communication is a method for transferring data between two systems. Where the data is sent one bit at a time, but since computers usually need buses of data, it has to be serialized before sent.

In this part, we have to use the serial port RS-232 to exchange data between the computer and the FPGA, and to so, an IP core, called MURAT, was used. Considering the IP core's documentation provided in the lab, we write a VHDL code that is responsible for recognizing the letter a computer sends to send back the letter next to it immediately.

The Hyperterminal software was used to display data, LEDs on the kit were included in the process to indicate receiving messages, and a cable was only needed to connect the two systems.

An-Najah National University

Faculty of Engineering and IT



جامعة النجاح الوطنية كلية الهندسة وتكنولوجيا المعلومات

Procedure: (cont.)

And our VHDL code for this part will seem like this:

```
34
   use IEEE.STD LOGIC 1164.ALL;
                                                                                     35
 3 use IEEE.STD LOGIC UNSIGNED.ALL;
                                                                                     36
                                                                                         rec: process (CLK)
                                                                                     37
                                                                                         begin
 5
   entity main is
                                                                                            if (CLK'event and CLK = '1') then
                                                                                    38
       Port ( CLK : in STD LOGIC;
                                                                                     39
              RXD : in STD_LOGIC;
                                                                                                if (EOC = '1') then
                                                                                     40
             TXD : out STD LOGIC;
                                                                                                   Leds <= OUTP;
                                                                                     41
             Leds : out STD LOGIC VECTOR (7 downto 0));
                                                                                                   s <= '1':
                                                                                     42
10 end main;
                                                                                     43
                                                                                                else
                                                                                                   s <= '0';
                                                                                     44
11
12 architecture Behavioral of main is
                                                                                     45
                                                                                                end if;
                                                                                     46
13
14 Signal EOC, EOT, READY, WR, s: std logic;
                                                                                     47
                                                                                            end if:
                                                                                     48
15 Signal OUTP, INP: std_logic_vector(7 downto 0);
                                                                                     49 end process;
16
                                                                                     50
17 component Minimal_UART_CORE
                                                                                     51 tra: process (CLK)
18 port (
                                                                                     52 begin
                 : in
                         std_logic;
19
                                                                                     53 if (CLK'event and CLK = '1') then
                 : out std logic;
20
                                                                                     54
        OUTP
                : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
21
                                                                                                if (s = 'l' \text{ and READY } = 'l') then
                                                                                     55
22
        RXD
                 : in std logic;
                                                                                     56
                                                                                                   INP <= OUTP + '1';
        TXD
                : out std logic;
23
                                                                                     57
                                                                                                   WR <= '1';
         EOT
                 : out std_logic;
24
                                                                                                end if;
                                                                                     58
                : in std_logic_vector(7 downto 0);
: out    std_logic;
: in    std_logic
25
                                                                                                if (EOT = '1') then
                                                                                     59
        READY
26
                                                                                                   WR <= '0';
        WR
27
                                                                                     61
                                                                                                end if;
28
       );
                                                                                     62 end if;
29 end component;
31 begin
                                                                                     66
32
                                                                                         end Behavioral;
33 ul: Minimal UART CORE port map (CLK, EOC, OUTP, RXD, TXD, EOT, INP, READY, WR);
34
```

The files related to the MURAT core were imported and not changed but used as they are, except for the baud rate in the BRG.vhd file that was set to the value of 1458H, to fit the clock cycle of the kit we have, which is 50MH.

```
constant BRDVD : std_logic_vector(DIVIDER_WIDTH-1 downto 0) := X"1458";
```

As a final step, we need to type our constraint file as below:

```
1 NET "CLK" LOC = C9;
2 NET "Leds[0]" LOC = F12;
3 NET "Leds[1]" LOC = E12;
4 NET "Leds[2]" LOC = E11;
5 NET "Leds[3]" LOC = F11;
6 NET "Leds[4]" LOC = C11;
7 NET "Leds[5]" LOC = D11;
8 NET "Leds[6]" LOC = D1;
9 NET "Leds[7]" LOC = F9;
10
11 NET "RXD" LOC = "R7" | IOSTANDARD = LVTTL;
12 NET "TXD" LOC = "M14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = SLOW;
13 NET "RXD" CLOCK DEDICATED ROUTE = FALSE;
```



Procedure: (cont.)

After finishing this part successfully, we had to improve our code to make it applicable to transmitting a word instead of one letter per each letter received. We chose the name "Taher".

In the last meeting, many attempts were done to achieve this goal, but none of them was successful enough to give the desired result. We were able to send the word infinite times, but we can not send the word once per letter received. In the bellow the code we wrote to send the word separately, hoping that our efforts do not go to waste.

```
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
                                                                                                     begin
                                                                                                         if (CLK'event and CLK = '1') then
3
 4 entity main is
                                                                                                            if (EOC = '1') then
  leds <= OUTP;
  s <= '1';</pre>
      Port ( CLK : in STD_LOGIC;
                RXD : in STD_LOGIC;
                                                                                                 40
                TXD : out STD LOGIC;
                                                                                                             end if:
               Leds : out STD LOGIC_VECTOR (7 downto 0));
                                                                                                          end if;
                                                                                                 42
                                                                                                43 end process;
                                                                                                     tra: process (CLK)
                                                                                                45
11 architecture Behavioral of main is
                                                                                                     if (CLK'event and CLK = '1') then
13 Signal EOC, EOT, READY, WR: std logic;
14 Signal OUTP, INP: std logic vector(7 downto 0);
                                                                                                            if (s = '1' and READY = '1' ) then
   signal counter: integer range 0 to 5 := 0;
16 Signal s, e: std_logic := '0';
                                                                                                                                           -- T Characater
                                                                                                                    INP <= "01010100";
                                                                                                 52
    component Minimal_UART_CORE
17
                                                                                                                elsif (counter = 1) then
INP <= "01100001"; --
18 port (
19
                                                                                                               elsif (counter = 2) then
INP <= "01101000"; --
                              std_logic;
          OUTP
                    : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
                                                                                                57
                                                                                                                elsif (counter = 3) then
21
                  : in std_logic;
: out std_logic;
: out std_logic;
                                                                                                                    INP <= "01100101";
22
         RXD
                                                                                                                elsif (counter = 4) then
                                                                                                59
          TXD
23
                                                                                                 60
61
                                                                                                                    INP <= "01110010"; -- r Character
24
                                                                                                                end if;
WR <= '1';
          INP
                    : in std_logic_vector(7 downto 0);
         READY : out std_logic;
WR : in std_logic
27
                                                                                                 64
                                                                                                            end if;
28
        );
                                                                                                            if (EOT = '1' and counter = 5) then
WR <= '0';</pre>
                                                                                                 66
29
   end component;
                                                                                                67
68
31 begin
                                                                                                69
                                                                                                             end if;
                                                                                                    end if;
    ul: Minimal UART CORE port map (CLK, EOC, OUTP, RXD, TXD, EOT, INP, READY, WR);
33
```

Note that Constraint file for this part is the same that we used in the previous part.

Up to here, we finish our experiment, that's All we have to do.

Conclusion:

In this experiment, we basically learned how to deal with IP cores and how to use them. It saved us much time and effort by offering us a block of VHDL instead of designing them from scratch. In addition to that, we learned about the principles of serial communication and how to transfer data between two systems.