



Digital Circuit Design2 Lab

Dr. Ashraf Armoush

Wednesday 2:00 pm – 5:00 pm

First Semester

Experiment Information		
Experiment Name: IP cores and Serial Communication		Experiment Number: #6
Performed: 2 Dec 2020		Submitted: 7 Dec 2020
Partner Students		
1- Taher Anaya	2- Hadi Jml	3 – Ameer Omar



Introduction:

In fact, our experiment consists of two parts, the first is IP Cores and the second is Serial Communication. In the first part, we are going to use IP cores. In the second part we are going to use the serial port RS-232 to exchange data between the computer and the FPGA, and to so, an IP core, called MURAT, was used.

Objectives:

- Using IP cores and integrate them into other VHDL Projects.
- Implementing a serial communication between the FPGA and the computer.

Procedure:

IP Cores

We use HDL to describe complex logic functions. But coding everything from scratch would be like reinventing the wheel and a waste of our time. Because of this, we may use an IP core.

An IP core is a block of HDL code that other engineers have already written to perform a specific function and to reduce design time. Open cores contain many open-source projects where the designer has full access to codes and design documents that are built to specific standards. In this lab, we will be given a chance to incorporate a Xilinx IP core into a simple project.

In this part, we will use the Xilinx's Core Generator System to incorporate a multiplier IP core into a VHDL project. Xilinx's system comes with an IP core, called Multiplier, that accepts two inputs and gives an output of multiplying them. To design the given idea, we followed the instructions given in the lab's manual to make use of the multiplier.



Procedure: (cont.)

And our VHDL code for this part will seem like this:

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5  Library XilinxCoreLib;
6  library UNISIM;
7  use UNISIM.VComponents.all;
8
9
10
11 entity main is
12     Port ( clk : in STD_LOGIC;
13           LED : out STD_LOGIC_VECTOR (6 downto 0);
14           input : in STD_LOGIC_VECTOR (3 downto 0));
15 end main;
16
17 architecture Behavioral of main is
18     signal A: std_logic_vector(2 downto 0);
19
20     COMPONENT multi
21     PORT (
22         clk : IN STD_LOGIC;
23         a : IN STD_LOGIC_VECTOR(2 DOWNT0 0);
24         b : IN STD_LOGIC_VECTOR(3 DOWNT0 0);
25         p : OUT STD_LOGIC_VECTOR(6 DOWNT0 0));
26     END COMPONENT;
27 begin
28
29     A <= "101";
30
31     ul : multi PORT MAP (clk, A, input, LED );
32
33 end Behavioral;
```

Note that the first input always equals 5 because we have only four switches and we have used it for the second input. As for the multiplier code, it was used as it is without change.



Procedure: (cont.)

Switches were used as inputs, and LEDs were the indicators of the outputs. As a final step, we need to type our constraint file below.

```
1 NET "clk" LOC = C9;  
2 NET "LED[0]" LOC = F12;  
3 NET "LED[1]" LOC = E12;  
4 NET "LED[2]" LOC = E11;  
5 NET "LED[3]" LOC = F11;  
6 NET "LED[4]" LOC = C11;  
7 NET "LED[5]" LOC = D11;  
8 NET "LED[6]" LOC = E9;  
9 NET "input[0]" LOC = L13;  
10 NET "input[1]" LOC = L14;  
11 NET "input[2]" LOC = H18;  
12 NET "input[3]" LOC = N17;
```

Up to here, we will have finished the first part of the experiment, and now let's move on to the second part, which is Serial Communication.

Serial Communication

Serial communication is a method for transferring data between two systems. Where the data is sent one bit at a time, but since computers usually need buses of data, it has to be serialized before sent.

In this part, we have to use the serial port RS-232 to exchange data between the computer and the FPGA, and to so, an IP core, called MURAT, was used. Considering the IP core's documentation provided in the lab, we write a VHDL code that is responsible for recognizing the letter a computer sends to send back the letter next to it immediately.

The Hyperterminal software was used to display data, LEDs on the kit were included in the process to indicate receiving messages, and a cable was only needed to connect the two systems.



Procedure: (cont.)

And our VHDL code for this part will seem like this:

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5  entity main is
6      Port ( CLK : in  STD_LOGIC;
7            RXD : in  STD_LOGIC;
8            TXD : out STD_LOGIC;
9            Leds : out STD_LOGIC_VECTOR (7 downto 0));
10 end main;
11
12 architecture Behavioral of main is
13
14     Signal EOC, EOT, READY, WR, s: std_logic;
15     Signal OUTP, INP: std_logic_vector(7 downto 0);
16
17     component Minimal_UART_CORE
18     port(
19         CLOCK      : in  std_logic;
20         EOC         : out std_logic;
21         OUTP        : inout std_logic_vector(7 downto 0) := "ZZZZZZZZ";
22         RXD         : in  std_logic;
23         TXD         : out std_logic;
24         EOT         : out std_logic;
25         INP         : in  std_logic_vector(7 downto 0);
26         READY       : out std_logic;
27         WR          : in  std_logic
28     );
29 end component;
30
31 begin
32
33     ul: Minimal_UART_CORE port map (CLK, EOC, OUTP, RXD, TXD, EOT, INP, READY, WR);
34
35
36     rec: process (CLK)
37     begin
38         if (CLK'event and CLK = '1') then
39
40             if (EOC = '1') then
41                 Leds <= OUTP;
42                 s <= '1';
43             else
44                 s <= '0';
45             end if;
46
47         end if;
48     end process;
49
50     tra: process (CLK)
51     begin
52         if (CLK'event and CLK = '1') then
53
54             if (s = '1' and READY = '1') then
55                 INP <= OUTP + '1';
56                 WR <= '1';
57             end if;
58             if (EOT = '1') then
59                 WR <= '0';
60             end if;
61         end if;
62     end process;
63
64 end process;
65
66 end Behavioral;
67
68

```

The files related to the MURAT core were imported and not changed but used as they are, except for the baud rate in the BRG.vhd file that was set to the value of 1458H, to fit the clock cycle of the kit we have, which is 50MH.

```
constant BRDVD : std_logic_vector(DIVIDER_WIDTH-1 downto 0) := X"1458";
```

As a final step, we need to type our constraint file as below:

```

1  NET "CLK" LOC = C9;
2  NET "Leds[0]" LOC = F12;
3  NET "Leds[1]" LOC = E12;
4  NET "Leds[2]" LOC = E11;
5  NET "Leds[3]" LOC = F11;
6  NET "Leds[4]" LOC = C11;
7  NET "Leds[5]" LOC = D11;
8  NET "Leds[6]" LOC = E9;
9  NET "Leds[7]" LOC = F9;
10
11 NET "RXD" LOC = "R7" | IOSTANDARD = LVTTTL ;
12 NET "TXD" LOC = "M14" | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = SLOW;
13 NET "RXD" CLOCK_DEDICATED_ROUTE = FALSE;

```



Procedure: (cont.)

After finishing this part successfully, we had to improve our code to make it applicable to transmitting a word instead of one letter per each letter received. We chose the name "Taher".

In the last meeting, many attempts were done to achieve this goal, but none of them was successful enough to give the desired result. We were able to send the word infinite times, but we can not send the word once per letter received. In the bellow the code we wrote to send the word separately, hoping that our efforts do not go to waste.

```
1 use IEEE.STD_LOGIC_1164.ALL;
2 use IEEE.STD_LOGIC_UNSIGNED.ALL;
3
4 entity main is
5     Port ( CLK : in  STD_LOGIC;
6           RXD : in  STD_LOGIC;
7           TXD : out STD_LOGIC;
8           Leds : out STD_LOGIC_VECTOR (7 downto 0));
9 end main;
10
11 architecture Behavioral of main is
12
13     Signal EOC, EOT, READY, WR: std_logic;
14     Signal OUTP, INP: std_logic_vector(7 downto 0);
15     signal counter: integer range 0 to 5 := 0;
16     Signal s, e: std_logic := '0';
17     component Minimal_UART_CORE
18     port(
19         CLOCK      : in  std_logic;
20         EOC         : out std_logic;
21         OUTP        : inout std_logic_vector(7 downto 0) := "ZZZZZZZZ";
22         RXD         : in  std_logic;
23         TXD         : out std_logic;
24         EOT         : out std_logic;
25         INP         : in  std_logic_vector(7 downto 0);
26         READY       : out std_logic;
27         WR          : in  std_logic
28     );
29 end component;
30
31 begin
32
33 ul: Minimal_UART_CORE port map (CLK, EOC, OUTP, RXD, TXD, EOT, INP, READY, WR);
34
35 rec: process (CLK)
36 begin
37     if (CLK'event and CLK = '1') then
38
39         if (EOC = '1') then
40             leds <= OUTP;
41             s <= '1';
42         end if;
43     end if;
44 end process;
45
46 tra: process (CLK)
47 begin
48     if (CLK'event and CLK = '1') then
49
50         if (s = '1' and READY = '1') then
51
52             if (counter = 0) then
53                 INP <= "01010100"; -- T Characater
54             elsif (counter = 1) then
55                 INP <= "01100001"; -- a Character
56             elsif (counter = 2) then
57                 INP <= "01101000"; -- h Character
58             elsif (counter = 3) then
59                 INP <= "01100101"; -- e Character
60             elsif (counter = 4) then
61                 INP <= "01110010"; -- r Character
62             end if;
63             WR <= '1';
64             counter <= counter + 1;
65         end if;
66
67         if (EOT = '1' and counter = 5) then
68             WR <= '0';
69             counter <= 0;
70         end if;
71     end if;
72 end process;
```

Note that Constraint file for this part is the same that we used in the previous part.

Up to here, we finish our experiment, that's All we have to do.

Conclusion:

In this experiment, we basically learned how to deal with IP cores and how to use them. It saved us much time and effort by offering us a block of VHDL instead of designing them from scratch. In addition to that, we learned about the principles of serial communication and how to transfer data between two systems.