Homework 1 | FSM & System verilog keview State Encodings output: S (sum) c0: carry = 0 c1 : cavry =1 2. Implemented in System Verilog x.7/0 ·: Reset Q X.Y/1 X.Y/0 Reset 3. a(B) b 0+b [0] a⊕b a+6 9.6 circuit 1: non-blocking biocking output of Civauit 2: blocking non-blocking Total Time Spent: → 6-7 hours  $\rightarrow$  moderate (mostly (same be RHSS all get evaluated easy, but a bit at the same time before getting first cik cycle x had assigned to x k y; So, order to value, but all other of difficulty with doesn't matter) averyous x has the P4) value from the PREVIOUS clock cycle