


## Homework 1 : FSM & Systemverilog Review

1.




## state encodings

$c_0 : \text{carry} = 0$


$c1 : \text{carry} = 1$

output: S (sum)

2. Implemented in System Verilog




3.




4.

circuit 1:

non-blocking




blocking




### Circuit 2:

non-blocking



(same bc RHS all get evaluated at the same time before getting assigned to  $x$  &  $y$ ; so, order doesn't matter)

blocking



first clk cycle X has no value, but all other clk cycles X has the value from the PREVIOUS clock cycle

Total Time Spent:

→ 6-7 hours

→ Moderate (mostly easy, but a bit of difficulty with P4)