Clock Generation with Alarm using Verilog

1. Objective

The objective of this mini project is to design and implement a digital clock with an alarm feature using Verilog HDL.

2. Software Detail

Equipment's:

Computer with Xilinx

Software: Xilinx


Synthesis tool and Simulation tool: Xilinx Vivado

3. Abstract /Introduction


The project involves the implementation of a digital clock with an alarm function using Verilog HDL. The clock includes components such as registers for storing time values, counters for tracking seconds, and logic for comparing the current time with the set alarm time. The clock operates by incrementing time every second and displays the time on a seven-segment display. Users can set the time and alarm time through input signals, and the alarm triggers when the set alarm time matches the current time. The features include:

- 1. Clock generation
- 2. Initializing clock time to a particular value
- 3. Setting time for alarm.
- 4. Enabling and disabling alarm
- 5. Stopping alarm

4. Block Diagram



5. Flowchart



6. WORKING

The clock operates by incrementing time every second based on a 1 Hz clock signal. Time values for hours, minutes, and seconds are stored in registers and updated accordingly.

Users can set the time and alarm time using input signals. When the LD_time signal is activated, the clock updates the time registers with the user-defined values. Similarly, when LD_alarm is activated, the alarm registers are updated. The clock continuously compares the current time with the alarm time. When they match and the AL ON signal is activated, the alarm is triggered.

The clock can be stopped by activating the STOP_al signal.

7. VERILOG CODE

```
module Aclock(
input reset,
input clk,
input [1:0] H in1,
input [3:0] H in0,
input [3:0] M in1,
input [3:0] M in0,
input LD time,
input LD alarm,
input STOP al,
input AL ON,
output reg Alarm,
output [1:0] H out1,
output [3:0] H out0,
output [3:0] M out1,
output [3:0] M out0,
output [3:0] S out1,
output [3:0] S out0);
reg clk 1s;
reg [3:0] tmp 1s;
```

```
reg [5:0] tmp hour, tmp minute, tmp second;
reg [1:0] c_hour1,a_hour1;
reg [3:0] c hour0,a hour0;
reg [3:0] c min1,a min1;
reg [3:0] c min0,a min0;
reg [3:0] c sec1,a sec1;
reg [3:0] c sec0,a sec0;
function [3:0] mod 10;
  input [5:0] number;
  begin
  10 = (number >= 50) ? 5 : ((number >= 40)? 4 : ((number >= 30)? 3 : ((number >= 30)? 3 : ((number >= 30)? 4 : ((number >= 30)? 3 : ((number >= 30)? 3 : ((number >= 30)? 4 : ((number >= 30)? 3 : ((number >= 30)? 3 : ((number >= 30)? 4 : ((number >= 30)? 3 : ((
           \geq 20? 2 :((number \geq 10)? 1 :0))));
  end
endfunction
always @(posedge clk 1s or posedge reset)
 begin
  if(reset) begin
  a hour1 \leq 2'b00;
  a hour0 <= 4'b0000;
  a min1 \le 4'b0000;
  a min0 \le 4'b0000;
  a \sec 1 \le 4'b0000;
  a \sec 0 \le 4'b0000;
  tmp hour \le H in1*10 + H in0;
  tmp minute \leq M \text{ in } 1*10 + M \text{ in } 0;
  tmp second \leq 0;
  end
  else begin
  if(LD alarm) begin
  a hour1 \leq H in1;
  a hour0 \le H in0;
  a min1 \le M in1;
  a min0 \le M in0;
```

```
a \sec 1 \le 4'b0000;
a \sec 0 \le 4'b0000;
end
if(LD time) begin
tmp hour \leq H in1*10 + H in0;
tmp minute \leq M \text{ in } 1*10 + M \text{ in } 0;
tmp second \leq 0;
end
else begin
tmp second \le tmp second + 1;
if(tmp second >=59) begin
tmp minute <= tmp minute + 1;</pre>
tmp second \leq 0;
if(tmp minute >=59) begin
tmp minute \leq 0;
tmp hour <= tmp hour + 1;
if(tmp hour \geq 24) begin
tmp hour \leq 0;
end
end
end
end
end
end
always @(posedge clk or posedge reset)
begin
if(reset)
begin
tmp 1s \le 0;
clk 1s \le 0;
end
else begin
tmp 1s \le tmp 1s + 1;
```

```
if(tmp 1s \le 5)
clk 1s \le 0;
else if (tmp_1s \ge 10) begin
clk 1s \le 1;
tmp 1s <= 1;
end
else
clk 1s \le 1;
end
end
always @(*) begin
if(tmp hour>=20) begin
c hour 1 = 2;
end
else begin
if(tmp hour \geq 10)
c hour1 = 1;
else
c hour 1 = 0;
end
c hour0 = tmp_hour - c_hour1*10;
c min1 = mod 10(tmp minute);
c min0 = tmp minute - c min1*10;
c \sec 1 = mod \ 10(tmp \ second);
c \sec 0 = tmp \sec 0 - c \sec 1*10;
end
always @(posedge clk 1s or posedge reset)
begin
if(reset)
Alarm <=0;
else begin
if({a hour1,a hour0,a min1,a min0}) == {c hour1,c hour0,c min1,c min0})
```

```
begin

if(AL_ON) Alarm <= 1;

end

if(STOP_al) Alarm <=0;

end

end

assign H_out1 = c_hour1;

assign H_out0 = c_hour0;

assign M_out1 = c_min1;

assign S_out1 = c_sec1;

assign S_out0 =

c_sec0; endmodule
```

TEST BENCH CODE:

```
module Testbench;
reg reset;
 reg clk;
 reg [1:0] H in1;
 reg [3:0] H in0;
 reg [3:0] M in1;
 reg [3:0] M in0;
 reg LD time;
 reg LD alarm;
 reg STOP al;
 reg AL ON;
// Outputs
 wire Alarm;
 wire [1:0] H out1;
 wire [3:0] H out0;
 wire [3:0] M out1;
 wire [3:0] M out0;
```

```
wire [3:0] S_out1;
wire [3:0] S out0;
Aclock uut (
.reset(reset),
.clk(clk),
.H in1(H in1),
.H in0(H in0),
.M in1(M in1),
.M in0(M in0),
.LD time(LD time),
.LD alarm(LD alarm),
.STOP al(STOP al),
.AL ON(AL ON),
.Alarm(Alarm),
.H out1(H out1),
.H \text{ out0}(H \text{ out0}),
.M out1(M out1),
.M \text{ out0}(M \text{ out0}),
.S out1(S out1),
.S out0(S out0)
);
initial begin
clk = 0;
forever #50000000 clk = \simclk;
end
initial begin
// Initialize Inputs
reset = 1;
H in1 = 1;
H in 0 = 0;
M \text{ in } 1 = 1;
M in 0 = 9;
LD time = 0;
LD alarm = 0;
STOP al = 0;
AL ON = 0;
#100000000;
```

```
reset = 0;
H in 1 = 1;
H in 0 = 0;
M in1 = 2;
M in 0 = 0;
LD time = 0;
LD alarm = 1;
STOP al = 0;
AL ON = 1;
#100000000
; reset = 0;
H_{in1} = 1;
H in 0 = 0;
M in1 = 2;
M in 0 = 0;
LD time = 0;
LD alarm =
0; STOP al =
0; AL ON =
1;
wait(Alarm);
#100000000
#100000000
#100000000
#100000000
#100000000
#100000000
; STOP_al =
1;
end
```

endmodule

8. OUTPUT:

	0.180008000 mg										
Name	Value	0.00010001.0	0.00	1		2,000,0000	98,000 mg			4,000,0000	00000 m
¥ reset	1										
₩ ck	0										
> ♥H_int[1:0]	1	1									
> ♥H_in0[3:0]	0					٠					
> * M_in1[3:0]	1	1					2				
> M M_in0(3:0)	9	9 0									
¥ LD_time	0										
¥ LD_alarm	0										
¥ STOP_nl	0										
¥ AL_ON	0										
14 Alarm	0										
> ¥H_out1[1:0]	1	1									
> ₩H_out0[3:0]	0										
> \(M_out1[3:0]	1					1					

9. Result

Upon synthesizing and simulating the Verilog code using suitable software tools, the digital clock with an alarm feature should demonstrate functional behavior. Users can expect to observe the clock accurately displaying the current time and responding appropriately to user inputs for setting the time and alarm. Additionally, the alarm should trigger as expected when the set alarm time matches the current time, provided the alarm function is enabled. Verification through simulation and synthesis helps ensure the correctness and reliability of the clock's operation before potential deployment on hardware platforms.

10. Conclusion

The digital clock with an alarm feature is successfully implemented using Verilog HDL. The project demonstrates the application of sequential and combinational logic in digital design. Further improvements could include additional features such as a snooze function, a user-friendly interface, or integration with external peripherals.