root
: Root

board
: RISCVMatchedBoard

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

port

system_port

cache_hierarchy
: RISCVMatchedCacheHierarchy

membus
: SystemXBar

default

cpu_side_ports

mem_side_ports

badaddr_responder
: BadAddr

pio

l2cache
: L2Cache

mem_side

cpu_side

processor
: U74Processor

cores
: U74Core

core
: U74CPU

mmu
: RiscvMMU

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

port

itb
: RiscvTLB

walker
: RiscvPagetableWalker

port

dcache_port

icache_port

l2bus
: L2XBar

mem_side_ports

cpu_side_ports

l1dcaches
: L1DCache

mem_side

cpu_side

l1icaches
: L1ICache

mem_side

cpu_side

dptw_caches
: MMUCache

mem_side

cpu_side

iptw_caches
: MMUCache

mem_side

cpu_side