Ande Chen and Sunwoo Park EC413 Lab 6: Single Cycle CPU November 5, 2021

# Lab 6 Report

### **Task Descriptions**

**Task 1:** For task 1, we simulated the unmodified given files in a Vivado project with the CPU testbench to generate a waveform for the following instruction sequence:

$000000\_00000\_00010\_00001\_00000\_10\_0000$	(ADD R1, R0, R2)
$000000\_00100\_00100\_01000\_00000\_10\_0010$	(SUB R8, R4, \$4)
000000_00101_00110_00111_00000_10_0101	(OR R7, R5, R6)
101011_00000_01001_00000_00000_00_1100	(SW R9, 12(R0))
100011_00000_01100_00000_00000_00_1100	(LW R12, 12(R0))
$000100\_00000\_00000\_00000\_00000\_00\_0010$	(BEQ R0, R0, 2)

From the waveform, we found that the output was

#### Task 2: SLT

We implemented the shift-less-than (SLT) operation into the CPUs ALU by adding a condition to the 'ALU\_Control' module that checks if the 6-bit instruction code is 101010 (2A in hex), which corresponds to the SLT according to the MIPS Instruction Encoding table. If this condition is true, it sets the 3-bit function output to 5, which is the next open function code that is not already in use in the ALU. Next, in the ALU, we added a condition that checks if the input function from 'ALU\_Control' is 5 and sets the output to 1 if input 1 is less than input 2 and 0 otherwise.

### Task 3: ADDI

To implement add immediate (ADDI) into the ALU, we added a condition to the 'Control' module that checks if the 6-bit opcode is 001000, which corresponds to ADDI in the MIPS Instruction Encoding table. We set the Control output signals to the following:

- ALUOp is 2'b10 to make the ALU perform addition
- ALUSrc is 1 to use the immediate instead of the value of Read Data 2
- MemtoReg is 0 to send the ALU output back to the register file
- RegDst is 0 to select Read Register 2 as the register to update with the ALU output
- RegWrite is 1 to enable writing to registers in the Register File
- MemRead, MemWrite, and Branch are 0, because they are not used for ADDI

#### Task 4: J

Following the text's implementation of jump (J), we added a condition to the 'Control' module that checks if the 6-bit opcode is 000010, which corresponds to J in the MIPS Instruction Encoding table. We create the Control output signal for Jump and set it to 1. All the other Control outputs are 0 because they are not used. Then, we create an additional instance of the 'Shift Left 2' module to shift bits 25-0 of the instruction, which corresponds to the offset, left by 2 bits. The first 4-bits of the current program counter PC\_out is appended to the front of the 26-bit shifted output, and 00 is appended to the end of the shifted output. This new 32-bit sequence is a possible new PC input. It is passed into a new mux that selects this new PC input if the Jump select signal is 1 and the PC input that is calculated by the Branch/PC Adder logic if the select is 0. The output of the mux is connected back to the Program Counter module.

#### Task 5: BNE

To add instruction (Branch if Not Equal) BNE, we added a condition to the 'Control' module that checks if the 6-bit opcode is 000101, which corresponds to BNE in the MIPS Instruction Encoding table. We created the Control output signal for BNE and set it to 1. Then, we connected the zero\_flag wire, inverted the signal, and fed the BNE signal and the inverted zero\_flag signal into an AND gate. Then, we sent the output of the AND gate into an OR gate with the output of the Branch control signal and the zero\_flag. The output of the OR gate is then fed into the PC\_input\_MUX (as labeled in our diagram below) as the new PCSrc signal. This implementation allowed us to incorporate only a few logic gates and use the existing Branch signal in order to execute BNE in the single-cycle CPU.

#### Task 6: LUI

To add instruction (Load Upper Immediate) LUI, we added a condition to the 'Control' module that checks if the 6-bit opcode is 001111, which corresponds to LUI in the MIPS Instruction Encoding table. We created the Control output signal for LUI and set it to 1. Then, we took bits 15 through 0 of the instruction sequence and appended 16 bits of 0 to the end, effectively creating a 32-bit load-immediate bus. Then, we fed the existing 32-bit sign-extended immediate bus and our 32-bit load-immediate bus into a MUX, with the LUI control bit as the select. Then, we connected the output of the MUX to the signals that the sign-extended immediate originally fed into (as seen on our modified diagram below).

#### **Testbench**

The testbench instantiates the 'CPU' module and loads all the test case instructions into the CPU during a 100ns initialization period. Once the 100ns completes, the initialize signal becomes 0, the reset signal becomes 0, and the outputs of the instructions become available in the waveform. We tested the following cases:

```
000000 00000 00010 00001 00000 10 0000
                                                  ADD R1, R0, R2
000000\ 00100\ 00100\ 01000\ 00000\ 10\ 0010
                                                  SUB R8, R4, $4
000000 00101 00110 00111 00000 10 0101
                                                  OR R7, R5, R6
101011 00000 01001 00000 00000 00 1100
                                                  SW R9, 12(R0)
100011 00000 01100 00000 00000 00 1100
                                                  LW R12, 12(R0)
000100 00000 00000 00000 00000 00 0010
                                                  BEQ R0, R0, 2
000000 00000 00010 00001 00000 10 1010
                                                  SLT R1, R0(0)
001000 00100 00001 01111 01000 11 1111
                                                  ADDI R1, R4(40)
000101 01000 01100 00000 00000 00 0001
                                                  BNE R8, R12, 1
001111 00000 00101 00101 01111 01 1000
                                                  LUI R5, 16'h2BD8
000010 00000 00000 00000 00000 00 0100
                                                  J 4
```

For the provided BEQ testcase, we changed the instruction to branch forward 2 instructions, because the given branch of -1 makes the instruction infinitely loop. Since we branch forward 2 instructions, and BEQ's instruction address is 20, we put the next instruction SLT at address 32. We followed the same reasoning when setting the branch of BNE and the address of LUI.

### Waveform



Please see the included .jpg file or the .wcfg for more detail

## **Design Hierarchy**

- ✓ ... tb\_cpu (tb\_cpu.v) (1)
  - ✓ uut : cpu (cpu.v) (18)
    - InstructionMemory : InstrMem (InstrMem.v)
    - Control : control (control.v)
    - Write\_Reg\_MUX : mux(mux.v)
    - Register\_File : nbit\_register\_file (nbit\_register\_file.v)
    - Sign\_Extend : sign\_extend (sign\_extend.v)
    - LUI\_MUX : mux(mux.v)
    - ALU\_Input\_2\_Mux : mux(mux.v)
    - ALU\_Control : ALU\_control (ALU\_control.v)
    - ALU : ALU (ALU.v)
    - Data\_Memory : Memory (Memory.v)
    - ALU\_Mem\_Select\_MUX : mux(mux.v)
    - Program\_Counter : PC (PC.v)
    - PC\_Increment\_Adder : Adder (Adder.v)
    - Shift\_Left\_Two: shift\_left\_2 (shift\_left\_2.v)
    - Branch\_Target\_Adder : Adder(Adder.v)
    - PC\_Input\_MUX : mux(mux.v)
    - JUMP\_SHIFT : shift\_left\_2 (shift\_left\_2.v)
    - JUMP\_MUX : mux(mux.v)

# **Diagram of Modified CPU**

