

TFE4141 Design of digital systems 1 Project Report

$\begin{array}{c} \mathbf{RSA} \ \mathbf{encryption} \ \mathbf{implemented} \ \mathbf{in} \\ \mathbf{VHDL} \end{array}$

Group 02:

Anders Nilsen Torgeir Leithe

1. Overview

The main goal for the exercise was to implement a 128-bit RSA encryption/decryption module on an FPGA, using an algorithm the group found to be the most fitting in regards to speed, power consumption and area. The module was to be designed using Verilog with VHDL code, and tested using a testing server set up for the project, running the code on an FPGA.

1.1. RSA

The RSA algorithm has its name from its creators; Ron Rivest, Adi Shamir and Len Adleman. Public-key cryptography, also known as asymmetric cryptography, uses two different but mathematically linked keys, one public and one private. Both the public and the private keys can encrypt a message, and the opposite key must be used to decrypt it.

A key pair consists of three parts:

Public key: {e, n} Private key: {d, n}

Where n is the product of two primes, and e and d are two coprimes¹ smaller than n.

The method to encrypt:

$$C = M^e \% n, M < n \tag{1.1}$$

To decrypt:

$$M = C^d \% n ag{1.2}$$

Observing the similarity of equation 1.1 and 1.2, reveals that the algorithms for encryption and decryption are mathematically equivalent.

1.2. Requirements

A series of requirements was given in regards to the RSA implementation:

- The design must implement the RSA encryption algorithm
- Encrypt/decrypt a message of length 128 bits as fast as possible
- The target frequency is 50MHz

¹Two integers having no positive integer factors in common, aside from 1




Figure 1.1.: interface

- The design must use less that 50% of the resources in a Xilinx Zynq®-7000 device
- The design entity declaration must match listing 1.1
- The design must implement the interface in figure 1.1

Listing 1.1: entity declaration

```
component RSACore is
  port (
    Clk
                         in std_logic;
    Resetn
                         in std_logic;
    InitRsa
                         in std_logic;
    StartRsa
                         in std_logic;
    DataIn
                         in std_logic_vector(31 downto 0);
    DataOut
                      : out std_logic_vector(31 downto 0);
    CoreFinished
                      : out std_logic
end component RSACore;
```

2. RSA algorithms

The naive method to solving equation 1.1 would be to first compute $tmp = m^e$ and then find the reminder C = tmp % n. This is because the temporary variable could in the worst case be $2^{128} \cdot 128 \approx 4 \cdot 10^{40}$ bits. Therefore, a more efficient method for computing equation 1.1 is needed.

Different efficient algorithms for solving this problem already exists.

2.1. Binary method

The simplest improvement to this method is to do the modulus operation for each step when calculating M^e , by calculating $(C = M * C \mod n)$, e number of times. This removes the problem of getting extremely lager numbers, but still requires many multiplications to get to the answer.

$$M^{55} = M^1 \to M^2 \to M^3 \to M^4 \to M^5 \to M^6 \to M^7 \dots \to M^{55}$$
 (2.1)

This can be further improved by either squaring C, or multiplying by M:

$$M^{55} = M^1 \to M^2 \to M^3 \to M^6 \to M^{12} \to M^{13} \to M^{26} \to M^{27} \to M^{54} \to M^{55} \quad (2.2)$$

A algorithm for determining this behavior is given in [1, p. 10].

Listing 2.1: Simplified brute force exponentiation

The speed of this method is determined by the speed of computing $A*B \mod n$. Blakely's method[1, p. 45] is a way of computing this.

Listing 2.2: Blakely's method

```
def ModMult(A,B,n)
    P=0
    for i in range(0,k-1):
        if B[k-1-i]:
            P= 2P + A
        else:
            P = 2P
        if P >= n:
            P -= n
        if P >= n
        return P
```

2.2. Montgomery reduction algorithm

In 1985, P.L. Montgomery introduced an efficient algorithm for computing AB~%~n. This algorithm replaces the need for the division by n operation with division by a power of two. This can be done because the original AB~%~n has been mapped to a "Montgomery plane". Given two n-residues \bar{a} and \bar{b} , the Montgomery product is defined as the n-residue.

$$MonPro(\bar{a}, \bar{b}) = \bar{a} \cdot \bar{b} \cdot r^{-1} \pmod{n}$$
(2.3)

where r^{-1} is such that

$$r^{-1} \cdot r = 1 \pmod{n} \tag{2.4}$$

and $r = 2^k$, where k is the number of bits in n.¹

An efficient binary add-shift algorithm for computing MonPro(A, B) is given in listing 2.3.[2, p. 23]

Listing 2.3: Montgomery product

¹This is the actual number of bits needed to represent n, leading zeros are not counted

```
if u > n:
    return u-n
return u
```

An important property to note is that whether n needs to be added can be pre-calculated by using $u[0] \oplus A[i]B[0]$

A method for utilizing the Montgomery product to calculate $M^e \mod n$ is given in [1, p. 48]:

```
def ModExp(message,e,n,r)
    M=message*r % n
    x=r % n
    for i in range (k-1 downto 0)
        x=MonPro(x,x,n)
        if e[i]:
        x=MonPro(M,x,n)
    return MonPro(x,1,n)
```

However, several changes can be made to improve this method. Due to $r \mod n(r_n)$ and $r^2 \mod n(r_n)$ being given as variables in the project, the calculation of M can be changed to:

```
M = message * r \mod n = message * r * r * r^{-1} \mod n

M = MonPro(message, rr_n, n)
```

By changing the direction of the for loop, it can be rewritten as:

```
for i in (0 \text{ to } k-1):

if e[i]:

x = MonPro(M, x, n)

M = MonPro(M, M, n)
```

This has the advantage that for one passage of the loop, the inputs to one MonPro instance is not dependent one the output of the other. A result of this is that when implemented on an FPGA the two MonPro instances can be run in parallel. This allows for a theoretical doubling of speed, depending on the number of '1's in e.

Another way to speed up the calculation is to note that once the loop has passed the most significant '1' in e, all leading zeros do not change x. Therefor the loop can be stopped earlier when e is not 128 bits long.

A final change that has no speed difference, but simplifies the design, is to calculate **x** as

$$x = r \mod n = r * r * r^{-1} \mod n$$
$$x = MonPro(1, rr _n, n)$$

This is possible because there already are two instances of MonPro, and the calculation of x can be run in parallel with the calculation of M. This replaces the separate register for r_n with a MUX on the input to the MonPro.

After implementing these changes, the new ModExp algorithm can be written as shown in listing 2.4:

Listing 2.4: Montgomery Exponentiation

```
def ModExp(message, e, n, rr_n):
    M = MonPro(message, rr_n, n)
    x = MonPro(1, rr_n, n)

for i in ragne(0 to len(e)):
    if e[i]:
        x = MonPro(M,x,n)
        M = MonPro(M,M,n)
return MonPro(x,1,n)
```

3. Implementation and verification

The Montgomery method was chosen because it seamed like the fastest and most interesting way of computing the RSA-encryption algorithm. The first step to implementing the design was testing the Montgomery algorithms using Python. The python code is included as appendix C. This was both to verify the function of the algorithms as well as increase our understanding of them. It was also very useful to have the Python models to compare against the VHDL simulations.

3.1. Design

The next effort was put into creating block schematics based on the Python code. The design processes started with implementing and verifying the innermost function.

3.1.1. MonPro

In this case the MonPro function, the schematic is shown in figure 3.1. A separate testbench was written in VHDL to verify the MonPro function. In the final implementation the two MonPro blocks are combined together, because they share some of the same control logic.




Figure 3.1.: MonPro schematic

3.1.2. ModExp

The next function to be made was the ModExp function, utilizing the already made MonPro function, figure 3.2. The "first" MonPro is the signal used to MUX in the start values to calculate x and M, and the "first or last" MonPro signal is used both to calculate the start value, and the final output value when converting away from the Montgomery plane. Since the MonPro function was already tested, any difference between the VHDL implementation and the Python model was known to be in the ModExp function. This made the debugging simpler.




Figure 3.2.: ModExp and core schematic

3.1.3. Core

Finally the core module had to be made, it handled the input and output of data, and the assembling of the 32-bit input data into the correct 128-bit registers. The first input register also works as the M register, which is done by stopping the read in of the input data at the right time.

Since the core model does not do any mathematical processing of the data, there was not made a Python model of this block.

The interface between the modules is part of figure 3.2. The inner modules are reset when the reset signal is high, and start computing once the signal transitions low. To save space the modules do not have registers on the data inputs, therefore the inputs should not be changed while the module is running. When a module is done, its done signal is set high, and at that clock cycle the output value is correct. There is no designated output register, so the higher level module needs to store the value when needed.

3.2. Estimation of performance

The MonPro loop can be preformed in one clook cycle per pass. An additional clock cycle is used to calculate the return value. This gives 129 clock cycles for one use of the MonPro-function, hereafter called MonPro-cycle. The ModExp function uses up to 130 MonPro-cycles. 1 for the initial calculation of x and M, up to 128 MonPro-cycles for the main loop, and 1 MonPro-cycles to calculate the return value. The total is then $129 \cdot 130 = 16770$ clock cycles. In addition to this, a few cycles are needed for data read-in and read-out.

3.3. Estimation of area

The main bulk of area is used by the 128 bit wide data path, the control logic is going to be negligible in comparison.

4 128-bit registers are needed to store the input data and 1 to store the output data. Two 128-bit registers are needed to store M and x in the ModExp function, and one 129-bit registers in each of the MonPro instances. In total 1154 registers. the other main contributing factor are the adders and subtractor in the data path. For each MonPro-block there are 2 129-bit adders, and one 129-bit subtractor.

4. Synthesis and FPGA test

The results from synthesizing in Vivado can be seen in table 4.1, the requirement was less than 50% usage, which this design clearly passes. When synthesized on the FPGA server, the footprint was slightly larger, table 4.2. This might be because of different FPGA technologies or different optimizations during synthesis.

The requirement to achieve a clock frequency of 50 Mhz was fulfilled with a max frequency of 57.86 Mhz on the FPGA server. The Vivado synthesis showed a worst negative slack of 13.973 ns. This was a sign that in Vivado the frequency could be much higher. After testing it by changing the constraints, a clock speed of 140 Mhz was achieved before the worst negative slack became negative.

The average number of clock cycles per block from the FPGA server (table 4.2) was 9624. This number aws less than the worst-case calculation. This was probably because e is less than 128 bits.

Resource	Utilization	Available	Utilization %
LUTs	1455	78600	1.85
FlipFlops	1218	157200	0.77
IO	69	163	42.33
BUFG	1	32	3.13

Table 4.1.: Summary of post-synthesis resource utilization

Average cycles per block: 9624 Number of latches: 0 Logic cells used: 3278 fmax: 57.86 MHz

Throughput: 6012 blocks/second

Table 4.2.: Summary of performance and usage on FPGA

5. Conclusion

When testing with small variations of the design on the FPGA server, it became apparent that seemingly unimportant changes could affect the speed by several MHz.

The design made in this paper satisfies the requirements of the task. It has decent performance, and is not using a huge area. The speed difference between Montgomery and the other solutions is probably not that drastic at 128 bit, but when using larger primes, the difference most likely becomes more significant.

In addition, the time spent on programming the algorithm in Python proved time well spent, as it made testing and verification of the system in VHDL much easier, as well as providing valuable insight in how the algorithm works.

A. Source code

A.1. MonPro.vhd

```
2 — Company:
 3 -- Engineer:
4 -
 5 -- Create Date: 18.10.2017 19:49:54
 6 -- Design Name:
 7 -- Module Name: MonPro - Behavioral
 8 — Project Name:
9 -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 -
13 -- Dependencies:
15 -- Revision:
16 — Revision 0.01 - File Created
17 -- Additional Comments:
18 ---
19 -
20
21 library IEEE;
22 use IEEE.STD_LOGIC_1164.ALL;
23 use ieee.numeric_std.all;
   ---MonPro-loop is one pass of the for loop in MonPro
25 -
26 entity MonPro_loop is
       Port (
                 : in STD_LOGIC; in STD_LOGIC;
      clk
28
29
      reset_n
                 : in STD_LOGIC_VECTOR (127 downto 0);
      n_in
                 : in STDLOGIC_VECTOR (127 downto 0);
: in STDLOGIC_VECTOR (127 downto 0);
      a in
31
32
      b_in
                 : in STD_LOGIC_VECTOR (7 downto 0);
33
      a_bit
      u_ut
                 : out STD_LOGIC_VECTOR (127 downto 0));
34
35
   end MonPro_loop;
36
37
   architecture Behavioral of MonPro_loop is
                         : STDLOGIC-VECTOR (128 downto 0);
      signal loop_reg
                           : STDLOGIC_VECTOR (128 downto 0);
      signal loop_nxt
39
40 begin
41
43 -- This is very ugly, but hella fast, and any atemt to improve it, makes it slower.
       data_beregning: process(n_in, a_in, b_in, a_bit, loop_reg)
variable u_tmp : std_logic_vector(129 downto 0);
44
45
       if (((a_in(to_integer(unsigned(a_bit(6 downto 0)))) = '1') AND (b_in(0) = '1')) XOR (loop_reg(0) = '1')) then
47
      if(a_in(to_integer(unsigned(a_bit(6 downto 0)))) = '1') then
```

```
u.tmp := std_logic_vector((-'0' & unsigned(loop_reg))+ unsigned(b_in) +
49
        unsigned (n_in));
50
            u_tmp := std_logic_vector(( '0' & unsigned(loop_reg))+ unsigned(n_in));
51
          end if;
53
        elsif(a_in(to_integer(unsigned(a_bit(6 downto 0)))) = '1') then
            u_tmp := std_logic_vector(unsigned(b_in) + unsigned('0' & loop_reg));
54
55
56
            u_tmp := '0' & loop_reg;
       end if;
57
58
       loop_nxt \le u_tmp(129 downto 1);
59
60
       end process;
61
        u_reg: process(clk, reset_n, loop_nxt) begin
62
          if (clk 'event and clk = '1') then
63
64
            if(reset_n = '1') then
              loop_reg <= (others => '0');
65
66
            else
67
              loop_reg <= loop_nxt;</pre>
68
            end if;
69
          end if;
       end process;
70
71
       process(loop_reg, n_in)
72
       variable u_ut_tmp : std_logic_vector(128 downto 0);
73
74
      begin
            \begin{array}{ll} if & (unsigned(loop\_reg) > unsigned(n\_in)) & then \\ & u\_ut\_tmp := std\_logic\_vector(unsigned(loop\_reg) - unsigned(n\_in)); \end{array}
75
76
77
78
                 u_ut_tmp := loop_reg;
79
            end if;
            u_ut \ll u_ut_tmp(127 \text{ downto } 0);
80
       end process;
81
82
83 end Behavioral;
84
85 library IEEE;
86 use IEEE.STD_LOGIC_1164.ALL;
87 use ieee.numeric_std.all;
88
   entity MonPro is
89
90
       Port (
91
                clk
                         : in std_logic;
                         : in
                                std_logic;
92
                reset_n
                          : in STD_LOGIC_VECTOR (127 downto 0);
                n_in
93
                a_in1
                         : in STD_LOGIC_VECTOR (127 downto 0);
94
                          : in STD_LOGIC_VECTOR (127 downto 0);
95
                b_in1
                          : in STD_LOGIC_VECTOR (127 downto 0);
96
                a_in2
                b_in2
                         : in STD_LOGIC_VECTOR (127 downto 0);
97
98
               MP_done : out std_logic;
                          : out STD_LOGIC_VECTOR (127 downto 0);
                u\_out1
99
                         : out STD_LOGIC_VECTOR (127 downto 0));
               u_out2
100
101
102 end MonPro;
   architecture Behavioral of MonPro is
104
      signal u_int_ut1 : STD_LOGIC_VECTOR (127 downto 0);
       signal u_int_ut2 : STD_LOGIC_VECTOR (127 downto 0);
106
107
       signal a_bit : STD_LOGIC_VECTOR (7 downto 0);
108
```

```
shared variable n_less_than_128_bit : std_logic := '0'; -Set to 1 to allow "n"
         less than 128-bit (n(msb) = "0").
                                                                           -- Design is smaler when
         only supporting n = 128 bit
112 begin
113
     - Find when monpro is done
114 -
115
116
      process(clk,a_bit,reset_n) begin
        if (clk 'event and clk = '1') then
117
           if(reset_n = '1') then
118
             a_bit \ll (others \Rightarrow '0');
119
120
             a_bit <= std_logic_vector(unsigned(a_bit) + "1");
121
122
          end if;
123
        end if;
124
      end process;
126
      process(n_in, a_bit, reset_n)
        variable a_test : STD_LOGIC_VECTOR(127 downto 0);
127
128
       if (n_{less\_than\_128\_bit} = '1') then
129
       a_test := (others => '0');
130
131
       a\_test\left(\,t\,o\_integer\left(\,unsigned\left(\,a\_bit\left(6\  \, \frac{downto}{}\  \, 0\right)\right)\right)\right)\;:=\;\,'1\,';
132
        if (reset_n = '1') then
133
           \dot{MP}_{-done} \ll '0';
134
         elsif(unsigned(a_test(127 downto 0)) > unsigned(n_in) or (unsigned(a_bit) > "
135
        011111111")) then
136
           MP\_done \le '1';
         else
137
138
          MP\_done \le '0';
139
        end if;
140
      else
        if (reset_n = '1') then
141
          MP_{-done} \ll '0';
142
143
          MP_done <= a_bit(7); --is '1' if a_bit > "011111111"
144
        end if;
145
146
      end if;
147
      end process;
148
149
      loopti_loop1: entity work.MonPro_loop
150
      port map (
        -- Data input interface
152
        clk
               => clk ,
        reset_n \Rightarrow reset_n,
153
154
         n_in
                 \Rightarrow n_in,
                  \Rightarrow b_in1,
155
        b_in
        a in
                 \Rightarrow a_in1,
156
                => a_bit ,
157
        a_bit
        u_-ut \implies u_-int_-ut1
158
      );
159
160
      loopti_loop2: entity work.MonPro_loop
161
162
      port map (
         - Data input interface
163
        clk
               => clk,
164
165
        reset_n => reset_n ,
166
        n_-in
                 \Rightarrow n_in,
                  \Rightarrow b<sub>-</sub>in2,
167
        b_in
        a_i = a_i n 2,
```

A.2. ModExp.vhd

```
1 -
2 — Company:
3 -- Engineer:
4 ---
5 -- Create Date: 21.10.2017 20:45:36
6 -- Design Name:
7 -- Module Name: ModExp - Behavioral
8 -- Project Name:
9 -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 ---
13 -- Dependencies:
14 ---
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
19 -
20
21 library IEEE;
22 library work;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.all;
25
26 entity ModExp is
      Port (clk: in STD_LOGIC;
27
28
      reset_n : in STD_LOGIC;
30
      M_in : in STD_LOGIC_VECTOR (127 downto 0);
31
      e_in : in STD_LOGIC_VECTOR (127 downto 0);
32
      n_in : in STD_LOGIC_VECTOR (127 downto 0);
33
34
      rr_n : in STD_LOGIC_VECTOR (127 downto 0);
35
36
37
      ME_done : out STD_LOGIC;
      38
39 end ModExp;
40
  architecture Behavioral of ModExp is
41
      signal reset_monpro : STD_LOGIC;
43
      signal MP_done_first : STD_LOGIC;
      signal MP_done
                           : STD_LOGIC;
44
45
46 — Signals for MonPro 1
                          : STD_LOGIC_VECTOR (127 downto 0);
47
      signal a_in_1
      signal b_in_1
                           : STD_LOGIC_VECTOR (127 downto 0);
48
                          : STD_LOGIC_VECTOR (127 downto 0);
      signal u_out_1
49
   signal u_reg_1 : STD_LOGIC_VECTOR (127 downto 0);
```

```
--Signals for MonPro 2
52 -
53
        signal a_in_2
                                   : STD_LOGIC_VECTOR (127 downto 0);
                                  : STD_LOGIC_VECTOR (127 downto 0);
        signal b_in_2
54
                                  : STDLOGIC_VECTOR (127 downto 0);
: STDLOGIC_VECTOR (127 downto 0);
        signal u_out_2
55
56
        signal u_reg_2
57
                                : STD_LOGIC_VECTOR (1 downto 0);
58
         signal ME_done_int
59
        signal loop_count
                                   : STD_LOGIC_VECTOR (6 downto 0);
60 begin
61
      process (reset_n ,MP_done,clk) begin
  if (reset_n = '1') then
62
63
           MP_done_first <= '0';
64
         elsif(clk'event and clk = '1' and MP_done = '1') then
MP_done_first <= '1';</pre>
65
66
67
        end if;
68
      end process;
69
      REG_1: process (reset_n, clk, u_out_1, MP_done)
70
71
        if (clk'event and clk = '1' and MP_done = '1') then
72
          u_reg_1 \le u_out_1;
73
74
        end if;
      end process;
 75
76
      Start_MUX: process (M_in, u_reg_1, MP_done_first, rr_n)
77
78
           if (MP_done_first = '1') then --First MonPro cycle
79
 80
              b_{in_{-}1} \le u_{reg_{-}1};
              a_in_1 \le u_reg_1;
81
82
                                                ---Main MonPro cycles
             b_in_1 \le M_in;
83
             a_in_1 <= rr_n;
84
85
           end if;
86
      end process;
87
 88
      process(clk, MP_done, reset_n, reset_monpro) begin
        if (reset_n = '1') then
89
           reset_monpro <= ',1';
90
         elsif(clk'event and clk = '1')then
91
           if (MP_done = '1' and reset_monpro = '0') then reset_monpro <= '1';
92
93
94
             reset_monpro <= '0';
95
96
           end if;
97
        end if;
98
      end process;
99
        Dobbel_MonPro: entity work.MonPro
100
101
         port map(
102
         clk => clk,
         reset_n \implies reset_monpro,
104
         {\tt n\_in} \; \Longrightarrow \; {\tt n\_in} \; ,
105
106
        MP\_done \Rightarrow MP\_done,
         a_in1 \Rightarrow a_in_1,
107
         b_in1 \Rightarrow b_in_1
108
109
         u_out1 \implies u_out_1,
110
         a_in2 \Rightarrow a_in_2,
111
        b_in2 \Rightarrow b_in_2,
```

```
u_out2 \implies u_out_2
113
114
       );
115
     --ME done fiks
116
     process(MP_done, loop_count, e_in, ME_done_int, reset_n, clk)
117
          variable loop_test : std_logic_vector(128 downto 0);
118
119
120
        loop\_test := (others \Rightarrow '0');
121
        if (MP_done_first = '1') then
         loop_test(to_integer("0" & unsigned(loop_count) + "1")) := '1';
122
123
124
        if(reset_n = '1') then
   ME_done_int <= "00";</pre>
125
126
        elsif (clk'event and clk = '1' and MP_done = '1') then
127
          if (ME\_done\_int = "01") then
128
           \dot{\text{ME}}_done_int <= "11";
129
          elsif(unsigned(loop\_test) > unsigned(e_in)) then
130
            if (ME_done_int = "00") then
131
              ME_{done_{int}} \ll "01";
132
133
            end if;
134
           ME_done_int \ll "00";
135
136
          end if;
137
       end if;
     end process;
138
139
     140
                                          -- One MonPro cycle until done
141
           142
           b_{in_2} \le u_{reg_2};
143
        elsif (MP_done_first = '1') then -- Main part
144
           a_in_2 \le u_reg_1;
145
           b_{-}in_{-}2 \ <= \ u_{-}reg_{-}2 \; ;
146
147
        else
                                             - First monpro cycle
          148
149
          b_in_2 <= rr_n;
150
       end if;
     end process;
152
153
     ME_done <= ME_done_int(1) OR(MP_done and ME_done_int(0));
154
155
     REG_2: process (MP_done, u_out_2, loop_count, e_in, MP_done_first, clk)
156
          if (clk 'event and clk = '1' and MP_done = '1') then
            if (MP_done_first = '0' or e_in(to_integer(unsigned(loop_count))) = '1')
159
              u_reg_2 \ll u_out_2;
160
            end if;
         end if;
161
162
     end process;
163
     Loop\_counting: \underline{process} \left( MP\_done, \underline{reset\_n} \ , loop\_count \ , \underline{clk} \right) \ \underline{begin}
164
165
        if(reset_n = '1') then
           loop_count <= (others => '1');
166
        elsif(clk'event and clk = '1' and MP_done = '1') then
167
            loop_count <= std_logic_vector(unsigned(loop_count) + "1");</pre>
168
       end if;
169
170
     end process;
171
      M_{\text{out}} \ll u_{\text{out}-2};
172
173 end Behavioral;
```

A.3. RSACore.vhd

```
1 -
 2 — Company:
 3 -- Engineer:
 4 ---
 5 -- Create Date: 24.10.2017 12:48:59
 6 -- Design Name:
 7 -- Module Name: RSACore - Behavioral
 8 -- Project Name:
 9 -- Target Devices:
10 — Tool Versions:
11 — Description:
12 ---
13 — Dependencies:
14 ---
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 ---
19 -
20
21 - 78 dui 47
22
23 library IEEE;
24 use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.all;
27 entity RSACore is
    Port (
28
                    : in STDLOGIC_VECTOR (31 downto 0);
   DataIn
                    : out STD_LOGIC_VECTOR (31 downto 0);
    DataOut
30
                    : in STD_LOGIC;
    Clk
31
    InitRSA
                    : in STD_LOGIC;
32
                   : in STD_LOGIC;
: out STD_LOGIC;
    StartRSA
33
34
    CoreFinished
35 Resetn
                    : in STD_LOGIC);
36 end RSACore;
38 architecture Behavioral of RSACore is
39 signal reset_ME : STD_LOGIC;
41 signal M.in : STDLOGIC-VECTOR (127 downto 0);
42 signal e_in : STDLOGIC-VECTOR (127 downto 0);
43 signal n_in : STDLOGIC-VECTOR (127 downto 0);
44
45 signal rr_n : STD_LOGIC_VECTOR (127 downto 0);
46
47 signal ME_done : STD_LOGIC;
48 signal M_out : STD_LOGIC_VECTOR (127 downto 0);
49 signal Data_in_reg : STDLOGIC_VECTOR (127 downto 0);
50
signal Data_out_reg: STD_LOGIC_VECTOR (127 downto 0);
52
53 signal state : STD_LOGIC_VECTOR (1 downto 0);
54 signal out_state: std_logic;
55 signal counter : STD_LOGIC_VECTOR (4 downto 0);
signal counter_nxt : STD_LOGIC_VECTOR (4 downto 0);
57
58 begin
```

```
process (InitRSA, StartRSA, ME_done, resetn, clk) begin
        if (clk'event and clk = '1') then
61
          if (resetn = '0') then
62
            state <= "00";
63
          elsif (InitRSA = '1') then
64
            state <= "01";
          elsif (StartRSA = '1') then
66
67
            state <= "10";
68
          elsif (ME_done = '1') then
            state <= "11";
69
70
          end if;
      end if;
71
72 end process;
process(state, counter) begin
if(state = "01" and unsigned(counter) > "01111") then
 76
        CoreFinished <= '1';
      elsif (state = "11") then
CoreFinished <= '1';
77
 78
 79
        CoreFinished <= '0';
80
     end if;
81
82 end process;
83
   counter_nxt <= std_logic_vector(unsigned(counter) + "1");</pre>
84
85
86 process (clk, state, counter_nxt, InitRSA, StartRSA, counter) begin
     if (InitRSA = '1' or StartRSA = '1' or state = "00" or state = "11") then
87
          counter <= (others => '0');
88
      elsif (clk'event and clk = '1') then
 89
        if (counter_nxt <= "11000") then
90
91
          counter <= counter_nxt;</pre>
92
        end if;
     end if;
93
94
   end process;
95
96
   process(DataIn, clk, Data_in_reg, state, counter_nxt) begin
97
      if (clk'event and clk = '1') then
        if (state /= "10")then
98
99
          Data_in_reg <= DataIn & Data_in_reg(127 downto 32);
100
        elsif(counter_nxt <= "00011") then</pre>
         Data_in_reg <= DataIn & Data_in_reg(127 downto 32);
102
        end if;
103
     end if;
104 end process;
106 M_in <= Data_in_reg;
107
process(state, counter) begin
if ((state = "10") and (counter > "00100")) then —Not start ME before data read
        is done
        reset_ME \ll '0';
110
      elsif(state = "11") then
111
        reset_ME <= '0';
112
113
      else
114
       reset_ME \ll '1';
115
     end if;
116 end process;
117
process(counter_nxt, clk, state) begin
if (clk'event and clk = '1' and state = "01") then
case counter_nxt is
```

```
when "00100" => e_in <= Data_in_reg;</pre>
              when "01000" => n_in <= Data_in_reg;
when "10000" => rr_n <= Data_in_reg;</pre>
122
123
              when others => null;
124
125
          end case;
126
       end if;
127 end process;
129
     \textcolor{red}{\textbf{process}} \, (\texttt{ME\_done}, \texttt{clk} \, , \texttt{M\_Out}, \texttt{Data\_out\_reg} \, , \texttt{out\_state} \, , \texttt{resetn} \, , \texttt{StartRSA}) \, \textcolor{red}{\textbf{begin}}
       if (resetn = '0' or StartRSA = '1') then
130
           out_state <= '0';
131
        elsif(clk'event and clk = '1')then
132
           if(out_state = '0') then
133
              Data_out_reg <= M_out;
              if (ME_done = '1') then
  out_state <= '1';</pre>
135
136
137
              end if;
           else
138
              Data_out_reg(31 downto 0) <= Data_out_reg(63 downto 32);
Data_out_reg(63 downto 32) <= Data_out_reg(95 downto 64);
139
140
              Data\_out\_reg\left(95 \  \, \frac{downto}{} \  \, 64\right) <= \  \, Data\_out\_reg\left(127 \  \, \frac{downto}{} \  \, 96\right);
141
142
              Data_out_reg(127 downto 96) <= Data_out_reg(31 downto 0);
          end if;
143
144
       end if;
145 end process;
146
147 DataOut <= Data_out_reg(31 downto 0);</pre>
148
149 ModExp: entity work.ModExp
150 port map (
151 clk => clk,
reset_n \Rightarrow reset_ME,
153
                \Rightarrow M_in,
154 M_in
155 e_in
                \Rightarrow e_in,
156 n_in
                \Rightarrow n_in,
157
158 rr_n
                \Rightarrow rr_n ,
159
ME_{done} \Rightarrow ME_{done}
161 M_out
               \Rightarrow M_out
162 );
163 end Behavioral;
```

B. FPGA output

```
2 Congratulations group 02!
   Your design passed the test!
  Your countless sleepless nights have finally paid off!
                             /##\
9
10
                            /####
                           /<del>#####</del>\
11
                         /<del>/////////////////</del>\
13
                        /<del>####</del>/\<del>####</del>\
14
                      /<del>####</del>/++\<del>####</del>/
                    /<del>#####</del>/+++\\####\
16
                   /<del>####</del>/\++++\####
17
                  /####/
                             \<del>++++</del>\####\
18
                 /####/
                               \<del>++++</del>\<del>####</del>\
19
20
               /<del>|| || || || ||</del> /
                                \<del>++++</del>\<del>####</del>\
              /####/
                                 \<del>++++</del>\<del>####</del>\
21
             /<del>####</del>/-
                                  \<del>++++</del>\<del>####</del>\
22
23
                                   \<del>++++\\####</del>\
                                   __\++++\###/
24
   \<del>++++++++++\\##</del>/
25
27
28 Average cycles per block: 9624
29 Number of latches: 0
30 Logic cells used: 3278
31 fmax: 57.86 MHz
Throughput: 6012 blocks/second
```

C. RSA Montgomery Python code

```
1 \# -*- coding: utf-8 -*-
2 #Python code for computing the RSA algorithm using Montgomery multiplication
3 #with key generation and the case of even modulo (where one of the primes is 2).
5 Created on Mon Sep 25 19:36:36 2017
6 @author: anders & torgeir
9 import random
10 from datetime import datetime
13 Euclid's algorithm for determining the greatest common divisor
14 Use iteration to make it faster for larger integers
def gcd(a, b):
    while b != 0:
         a, b = b, a \% b
      return a
19
20
<sub>21</sub> ,,,
22 Euclid's extended algorithm for finding the multiplicative inverse of two numbers
23 ',
24 def multiplicative_inverse(e, phi):
25
      d = 0
      x1 = 0
      x2 = 1
27
28
      y1 = 1
      temp_phi = phi
29
30
     while e > 0:
          temp1 = temp_phi/e
32
           temp2 = temp_phi - temp1 * e
33
          temp_phi = e
          e = temp2
35
36
          x = x2- temp1* x1
37
          y = d - temp1 * y1
38
39
          x2 = x1
40
41
          x1 = x
42
          d = y1
          y1 = y
43
44
      if temp_phi == 1:
45
          return d + phi
46
48 ,,,
49 Tests to see if a number is prime.
51 def is_prime(num):
if num == 2:
```

```
return True
53
       if num < 2 or num \% 2 == 0:
54
55
            return False
       for n in xrange(3, int(num**0.5)+2, 2):
if num % n \Longrightarrow 0:
56
57
                return False
58
59
       return True
60
raise ValueError ('Both numbers must be prime.')
63
       64
           raise ValueError ('p and q cannot be equal')
65
       \#n = pq
66
       n = p * q
67
68
69
       #Phi is the totient of n
70
       phi = (p-1) * (q-1)
71
       #Choose an integer e such that e and phi(n) are coprime
72
       e = random.randrange(1, phi)
73
74
       #Use Euclid's Algorithm to verify that e and phi(n) are comprime
75
       g = gcd(e, phi)
while g != 1:
76
77
           e = random.randrange(1, phi)
78
79
           g = gcd(e, phi)
80
       #Use Extended Euclid's Algorithm to generate the private key
81
82
       d = multiplicative_inverse(e, phi)
83
       #Return public and private keypair
84
       #Public key is (e, n) and private key is (d, n)
85
       return ((e, n), (d, n))
86
87
   def MonPro(A, B, n):
88
       #Converting A to binary
89
       a_bin = bin(A)[2:].zfill(len(bin(n)[2:]))
90
91
92
       u = 0
93
       for a_bit in a_bin [::-1]:
           if a_bit == ',1;:
94
               u += B
95
96
            if (u % 2) == 1:
97
98
               u += n
99
100
           u = u/2
101
       if u > n:
103
           return u-n
104
       return u
105
106
   def BinExp(message, e, n):
107
       k = 0
108
       ebin = str(bin(e))[2:]
109
       if len(ebin) == 1:
           C = message
111
           return C
       for k in range (len(ebin)-1, -1, -1):
112
            if k = len(ebin)-1:
113
               if ebin[k-1] == 1:
```

```
C = message
115
                  else:
116
                       C = 1
117
              for i in range (k-2, -1, -1):
118
119
                  if ebin[i] == 1:
120
                       C = C * message \% n
121
                  else:
                       C\,=\,C\,\,*\,\,C\,\,\%\,\,\,n
122
123
         return C
124
   def ModInverse(invvar, j):
125
126
       for i in range (2, j+1):
            if (2 ** (i-1)) < ((invvar*y) \% 2**i):
128
                y+=2**(i-1)
129
130
            else:
131
                y=y
       return y
132
133
134
   def BinSplit(n):
135
         binsend = []
136
        binnum = str(bin(n))[2:]
137
138
         n_{place} = 0
         n_{\text{count}} = \underline{\text{len}} (\underline{\text{binnum}}) - 1
139
         while n_place == 0:
140
141
             if binnum[n\_count] > 0:
142
                 n_{place} = n_{count}
143
              else:
144
                  n\_count -= 1
         binodd = binnum[:n_place]
145
146
         bineven = binnum[n_place:]
         binsend.append(len(bineven))
147
         binsend.append(int(binodd,2))
148
149
         return binsend
150
def extended_gcd(a,b):
         out = []
152
         t = 1; old t = 0
154
         r = b; oldr = a
155
         while r != 0:
             quotient = oldr / r
156
             (oldr, r) = (r, oldr - quotient*r)
(oldt, t) = (t, oldt - quotient*t)
157
158
        out.append(oldr); out.append(oldt); out.append(r); out.append(t)
159
160
         return out
161
162
   def ModExp(message, e, n):
163
         r = 2 ** len(bin(n)[2:]) # r = (r mod n) + n
164
        n\_merket \, = -extended\_gcd\left(r\,,n\right)[\,1\,]
165
166
        #NOTE! "r mod n" and "r*r mod n" is given in the exercise
167
168
         M_strek = MonPro(message,(r*r) \% n,n)
         x\_strek = r \% n
169
170
         for i in bin(e)[2:][::-1]:
if i == '1':
171
172
                  x_strek = MonPro(M_strek, x_strek, n)
173
             M_strek = MonPro(M_strek, M_strek, n)
174
175
        return MonPro(x_strek,1,n)
```

```
def torge_crypt(pk, M):
178
179
         binret = []
180
         #Unpack the key into it's components
181
182
         e, n = pk
         #Case of even n
183
         \inf n % 2 == 0:
184
185
              binret=BinSplit(n)
              j = binret[0]
186
              q = binret[1]
187
              x1 = ModExp(M, e, q)
188
189
              x2val = 2**j
              x2_{-}1 = M \% x2val
              x2_2 = e \% 2**(j-1)
191
              x2 = BinExp(x2_1, x2_2, x2val)
192
              q_{inv} = ModInverse(q, j)
193
              y = (x2 - x1)*q_inv \% x2val
194
195
              x = x1 + q*y
196
              return x
197
198
         else:
              return ModExp(M, e, n)
199
200
201
202
203 if __name__ = '__main__':
204
         Detect if the script is being run directly by the user
205
206
         print "RSA Encrypter/ Decrypter"
207
         p = int((raw_input("Enter a prime number (17, 19, 23, etc): ")).replace(",",""
208
         ))
         q = int((raw\_input("Enter another prime number (Not one you entered above): ")).replace(",",""))
209
         p = 43
210 #
211 #
          q = 17
212 #
          message = 19
213
214
         print "Generating your public/private keypairs now . . ."
         public , private = generate_keypair(p, q)
print "Your public key is ", public ," as
215
                                                         and your private key is ", private
216
         print "Enter a number to encrypt with your private key: "
print_string = "Needs to be less then " + str(private[1])+": "
217
218
         message_str = raw_input(print_string)
219
220
221
         message = int(message_str)
222
          private = (5,119)
223 #
          public = (77,119)
224 #
225
226
         print "Message is:", message
         print "encrypting message with private key", private, ". . ."
227
228
         starttime = datetime.now()
         encrypted_msg = torge_crypt(private, message)
229
         print "Kryptert:", encrypted_msg
print "Decrypting message with public key ", public ," . . ."
230
231
         decrypted_msg = torge_crypt(public, encrypted_msg)
print "Dekryptert", decrypted_msg
print "Tid:", datetime.now() - starttime
print ""
232
233
234
235
         print "Fasit"
```

```
print ""
         Fasit\_encrypted\_msg = (message ** private[0]) \% private[1]
238 #
239 #
         print Fasit_encrypted_msg
         Fasit_decrypted_msg = (Fasit_encrypted_msg ** public [0]) % public [1]
240 #
         print \ Fasit\_decrypted\_msg
241 #
242 #
         print ""
243 #
         if encrypted_msg == Fasit_encrypted_msg and decrypted_msg ==
244 #
        Fasit_decrypted_msg:
    print "Woohooo, all pass!!"
245 #
246 #
              print "Buuhuu, noe gikk galt"
247 #
248
249
        endtime = datetime.now()
250
        print "Time:", endtime-starttime
251
252
        print ""
253
        print "Fasit"
254
        print ""
255
        Fasit\_encrypted\_msg \ = \ (\,message \ ** \ private\,[\,0\,]\,) \ \% \ private\,[\,1\,]
256
257
        print Fasit_encrypted_msg
        Fasit\_decrypted\_msg \ = \ (Fasit\_encrypted\_msg \ ** \ public [0]) \ \% \ public [1]
258
259
        print Fasit_decrypted_msg
260
        print ""
261
        if encrypted_msg == Fasit_encrypted_msg and decrypted_msg ==
262
        Fasit\_decrypted\_msg:
            print "Woohooo, all pass!!"
263
264
         print "Buuhuu, noe gikk galt"
265
```

Bibliography

- [1] Çetin Kaya Koç. ${\it High-speed~RSA~implementation}.$ RSA labratories, 1994.
- [2] Çetin Kaya Koç. $RSA\ Hardware\ Implementation.$ RSA labratories, 1995.