```
//-----
2
   //
   // Title : camera_tb
// Design : DIC-project
// Author : Anders
// Company : NTNU
3
5
6
   //
7
   //----
8
9
10 // File : c:\Users\Anders\Documents\AIM-spice\DIK-project\Verilog\DIC-project\src
  // Generated : Wed Nov 8 12:06:36 2017

// From : interface description file
11
12
              : Itf2Vhdl ver. 1.22
13 // By
14 //
   //-----
15
16
17
  // Description :
18
   //
   //-----
19
20
   `timescale 1 ms / 100 us //Timescale of 1ms as it is the clock
   frequency
21
22
23 module camera tb;
24
reg init_in, reset_in, clk_in, exp_inc_in, exp_dec_in;
26
27
     wire nre1 out, nre2 out, adc out, expose out, erase out;
28
29 parameter size = 2, exp_size = 5;
30
31
32 camera control uut( //Map the inputs and outputs of the
  testbench to the module
33
     .init(init in),
34
         .reset(reset in),
35
         .clk(clk in),
36
         .exp_inc(exp_inc_in),
37
         .exp_dec(exp_dec_in),
38
         .nrel(nrel out),
39
         .nre2(nre2 out),
40
         .expose(expose out),
41
         .erase(erase out),
42
         .adc(adc out)
43
         );
44
45
      always
46
          #0.5 clk in = ~clk in; // Generate a clock signal at 1kHz
47
48
     initial
49
        begin
50
            clk in = 1'b0;
                              //Reset clock and define initial values
51
             reset in = 1'b0;
            init \overline{i}n = 1'b0;
52
53
             exp inc in = 1'b0;
```

```
54
                exp dec in = 1'b1;
55
                #1; reset in = 1'b1;
                                         //Reset is active-high
56
                #1; reset in = 1'b0;
57
                #10; exp_dec_in = 1'b0;
58
                #1; init in = 1'b1;
                                         //Initialise the camera operation
                #1; init in = 1'b0;
59
60
                #1; exp_inc_in = 1'b1;
                #5; reset \overline{in} = 1'b1;
61
                #1; reset in = 1'b0;
62
                #5; init \overline{i}n = 1'b1;
63
64
                #1; init in = 1'b0;
65
                #40;
                $finish;
66
                                         //$finish to stop the simulation after
    the 40ms delay
67
           end
68
        initial
69
                                         //Define the monitor outputs. Writes
70
            begin
    the different states to the console. Using uut.variable enables the
    monitoring of internal signals in the camera controller.
71
                $monitor("time = %2d, clk_in =%b, init_in=%b, reset_in=%b,
    exp_inc_in=%b, exp_dec_in=%b, nre1_out=%b, nre2_out=%b, expose_out=%b,
    erase_out=%b, adc_out= %b, exp_time= %d, exp_count = %d, adc_read_cycle =
    %d", $time,clk in,init in,reset in,exp inc in,exp dec in,nrel out,nre2 out,
    expose out, erase out, adc out, uut.exp time, uut.exp count, uut.
    adc read cycle);
72
            end
73 endmodule
74
```