

2018-2019 Ikasturtea

Irakaslea: Jose Manuel Gonzalez

Teknologia Elektronikoko Saila

5128 – Bilboko Ingeniaritza Eskola (II Eraikina)

josemanuel.gonzalezp@ehu.eus

GAIAREN GAI-ZERRENDA

- 1. Definizioak
- 2. Integrazio mailak
- 3. Familia logikoak
- 4. Bipolarra ate logikoetan
- 5. NMOS ate logikoetan
- 6. PMOS ate logikoetan

1. DEFINIZIOAK

o Seinale digitalak


- Balio diskretuak
- Seinale bitarra
- Bi tentsio maila:
 - o V_H: Tentsio maila altua "1" logikoa Egia
 - o V_L: Tentsio maila baxua "0" logikoa Faltsua


seinale analogikoa

Logika positiboa eta negatiboa

o Zirkuitu digitalak

- Ate logikoak
 - Irteera tentsioa sarrera funtzio
 - Elikatuta





1. DEFINIZIOAK

o Ateak

_	V_s	V_{I}	(Buffer, driver) +5 V
Identitatea	L H	L H	$V_s \stackrel{\underline{S}}{=} V_I$

_	V_s	V_{I}	+5 V
Alderanzkailua	L	Н	$V_s \stackrel{S}{\longrightarrow} V_t$
NOT	Η	L	

	$V_{\scriptscriptstyle{SA}}$	$V_{\scriptscriptstyle SB}$	V_{I}	+5 V
AND	L L H	L H L	L L L	$V_{SA} \xrightarrow{A} I V_{I}$
	Н	Н	H	<u> </u>

	$V_{_{\mathit{SA}}}$	$V_{\scriptscriptstyle SB}$	V_{I}	+5 V
	L	L	L	$_{V}$ A $^{\downarrow}$,
OR	L	H	Н	$V_{SA} \longrightarrow I V_{A}$
OIL	Η	L	Н	$V_{SB} \rightarrow I$
	Η	Η	H	


	$V_{\scriptscriptstyle SA}$	$V_{\scriptscriptstyle SB}$	V_I	▲+5 V
	L	L	Н	V = A
NAND	L	Η	H	$V_{SA} \longrightarrow 0$
111111	Η	L	H	$V_{SB} = B$
	Η	H	L	<u> </u>

	$V_{\scriptscriptstyle SA}$	$V_{\scriptscriptstyle SB}$	V_I	+5 V
NOR	L L H H	L H L H	H L L L	$V_{SA} \xrightarrow{A} V_{SB} \xrightarrow{B} V_{I}$

1. DEFINIZIOAK

o Balio tarteak

- V_{IL}: Sarreran izan daitekeen tentsio baxuaren (L) balio maximoa, ateak 0 logikotzat har dezan
- V_{IH}: Sarreran izan daitekeen tentsio altuaren (H) balio minimoa, ateak 1 logikotzat har dezan
- V_{OL}: Ate baten irteeran ager daitekeen tentsio baxuaren (L) balio maximoa
- V_{OH}: Ate baten irteeran ager daitekeen tentsio altuaren (H) balio minimoa




2. INTEGRAZIO MAILAK

o Osagai diskretuak




o Zirkuitu integratuak




- SSI (integrazio-eskala txikia Small Scale of Integration)
- MSI (integrazio-eskala ertaina Medium Scale of Integration)
- LSI (integrazio-eskala handia Large Scale of Integration)
- VLSI (integrazio-eskala oso handia Very Large Scale of Integration):

3. FAMILIA LOGIKOAK

o Diodoz osatutako ate logikoak (Diode Logic, DL)




o Diodo/transistore logika (DTL)





3. FAMILIA LOGIKOAK

o Erresistentzia/transistore logika (Resistor Transistor Logic, RTL) ↓ +5V




o Transistore/transistore logika (TTL)






3. FAMILIA LOGIKOAK

o NMOS logika




o CMOS logika



4. BIPOLARRA ATE LOGIKOETAN


- o Bi tentsio: H, L
 - → Bi funtzionamendu egoera:
 - Etendura eta asetasuna

o Etendura



$$V_{BE} \leq 0.7V$$

o Asetasuna




5. NMOS ATE LOGIKOETAN

- o Bi tentsio: H, L
 - → Bi funtzionamendu egoera:

 $V_T > 0$


Etendura eta gune ohmikoa

o Etendura



$$V_{GS} \leq V_T$$

o Gune ohmikoa



$$V_{GS} \ge V_T$$


6. PMOS ATE LOGIKOETAN

- o Bi tentsio: H, L
 - → Bi funtzionamendu egoera:

 $V_T < 0$


• Etendura eta gune ohmikoa

o Etendura



$$V_{GS} \ge V_T$$

o Gune ohmikoa



$$V_{GS} \leq V_T$$