

BILBOKO INGENIARITZA ESKOLA ESCUELA DE INGENIERÍA DE BILBAO

Teknologia Elektronikoa Saila

KONPUTAGAILUEN ARKITEKTURA 80c552 - PWM

Kudeaketa eta Informazio Sistemen Informatikaren Ingenieritzako Graduaren 3. maila

Irakaslea: Alain Sanchez (alain.sanchez@ehu.eus)

2019-2020, 1. lauhilabetea

HELBURUAK

Irteerako aldagai analogikoekin zelan lan egin ulertzea

80c552-aren PWM-a zelan konfiguratzen den ikastea

Ze aldagai mota egon daitezke? Zer da PWM bat?



Ze aldagai mota egon daitezke? Zer da PWM bat?

Zelan mugitzen dira DC motorrak?



Ze aldagai mota egon daitezke? Zer da PWM bat?

Zelan mugitzen dira DC motorrak?

Anplitudean ze balioraino atera dezakegu tentsioa?




PWM: Pluse Width Modulation. Irteerako periodo batetan nahi den batazbesteko tentsioa jarri.



PWM: Pluse Width Modulation. Irteerako periodo batetan nahi den batazbesteko tentsioa jarri.


PWM0 eta PWM1 portuak erabili.





PWM: Pluse Width Modulation. Irteerako periodo batetan nahi den batazbesteko tentsioa jarri.

PWM0 eta PWM1 portuak erabili.



PWM: Pluse Width Modulation. Irteerako periodo batetan nahi den batazbesteko tentsioa jarri.

PWM0 eta PWM1 portuak erabili.

Nahi den bataz besteko tentsioa lortu.


PWM: Pluse Width Modulation. Irteerako periodo batetan nahi den batazbesteko tentsioa jarri.


PWM0 eta PWM1 portuak erabili.

Nahi den bataz besteko tentsioa lortu.


Batzutan behe-pasa iragazki (filtro) bat jartzen da motorrera konektatzeko.

<u>PWM</u>





Zer da PWM kontzeptua?



Pulse Width Modulated Outputs

The 8XC552 contains two pulse width modulated output channels (see Figure 33). These channels generate pulses of programmable length and interval. The repetition frequency is defined by an 8-bit prescaler PWMP, which supplies the clock for the counter. The prescaler and counter are common to both PWM channels. The 8-bit counter counts modulo 255, i.e., from 0 to 254 inclusive. The value of the 8-bit counter is compared to the contents of two registers: PWM0 and PWM1. Provided the contents of either of these registers is greater than the counter value, the corresponding PWM0 or PWM1 output is set LOW. If the contents of these registers are equal to, or less than the counter value, the output will be HIGH. The pulse-width-ratio is therefore defined by the contents of the registers PWM0 and PWM1. The pulse-width-ratio is in the range of 0 to 1 and may be programmed in increments of 1/255.

Buffered PWM outputs may be used to drive DC motors. The rotation speed of the motor would be proportional to the contents of PWMn. The PWM outputs may also be configured as a dual DAC. In this application, the PWM outputs must be integrated using conventional operational amplifier circuitry. If the resulting output voltages have to be accurate, external buffers with their own analog supply should be used to buffer the PWM outputs before they are integrated. The repetition frequency f_{PWM}, at the PWMn outputs is give by:

$$f_{PWM} = \frac{f_{OSC}}{2 \times (1 + PWMP) \times 255}$$

This gives a repetition frequency range of 123Hz to 31.4kHz (f_{OSC} = 16MHz). At fosc = 24MHz, the frequency range is 184Hz to 47.1Hz. By loading the PWM registers with either 00H or FFH, the PWM channels will output a constant HIGH or LOW level, respectively. Since the 8-bit counter counts modulo 255, it can never actually reach the value of the PWM registers when they are loaded with FFH.

When a compare register (PWM0 or PWM1) is loaded with a new value, the associated output is updated immediately. It does not have to wait until the end of the current counter period. Both PWMn output pins are driven by push-pull drivers. These pins are not used for any other purpose.

Prescaler frequency control register PWMP



PWMP.0-7 Prescaler division factor = PWMP + 1.

Reading PWMP gives the current reload value. The actual count of the prescaler cannot be read.

PWM0/1.0-7} Low/high ratio of
$$\overline{PWMn} = \frac{(PWMn)}{255 - (PWMn)}$$




Figure 33. Functional Diagram of Pulse Width Modulated Outputs

Figure 33. Functional Diagram of Pulse Width Modulated Outputs

fPWM,counter = fclk/2/(1+PWMP)

$$f_{PWM} = \frac{f_{OSC}}{2 \times (1 + PWMP) \times 255}$$




Figure 33. Functional Diagram of Pulse Width Modulated Outputs

Figure 33. Functional Diagram of Pulse Width Modulated Outputs

fPWM,counter = fclk/2/(1+PWMP)

fPWM,total = fclk/2/(1+PWMP)/255

Counter bat 0-tik 254-ra.





Figure 33. Functional Diagram of Pulse Width Modulated Outputs

Figure 33. Functional Diagram of Pulse Width Modulated Outputs



fPWM,total = fclk/2/(1+PWMP)/255

Counter bat 0-tik 254-ra.

PWM0 eta PWM1-ekin konparatu Counter-a.




Figure 33. Functional Diagram of Pulse Width Modulated Outputs

Figure 33. Functional Diagram of Pulse Width Modulated Outputs

fPWM,counter = fclk/2/(1+PWMP)

fPWM,total = fclk/2/(1+PWMP)/255

Counter bat 0-tik 254-ra.

PWM0 eta PWM1-ekin konparatu Counter-a.

PWMn > Counter → PWMn irteera LOW. PWMn <= Counter → PWMn irteera HIGH.

fPWM,counter = fclk/2/(1+PWMP)

fPWM,total = fclk/2/(1+PWMP)/255

Counter bat 0-tik 254-ra.

PWM0 eta PWM1-ekin konparatu Counter-a.

PWMn > Counter → PWMn irteera LOW. PWMn <= Counter → PWMn irteera HIGH.

PWMn = Round (255-(VPWM,ave/Vcc)*255) VPWM,real = Vcc * (1-PWMn/255)

Zein frekuentziarekin eta zenbat clock-etan egongo da HIGH balioarekin PWM-a? Ze baliorekin konfiguratu beharko litzateke PWMx? (Vcc = 5V, fclk = 24MHz)

VPWM,ave	PWMP	fPWM	PWMx	VPWM,real
3V	0000H			
2.5V	0010H			
0.1V	1110H			
0.02V	1000H			
0.015V	0001H			
4.99V	0011H			
4V	1100H			
1.33V	1010H			

HELBURUAK

Aldagai analogikoekin zelan lan egin daitekeen ulertzea

80c552-aren PWM-a zelan konfiguratzen den ikastea



BILBOKO INGENIARITZA ESKOLA ESCUELA DE INGENIERÍA DE BILBAO

Teknologia Elektronikoa Saila

KONPUTAGAILUEN ARKITEKTURA 80c552 - PWM

Kudeaketa eta Informazio Sistemen Informatikaren Ingenieritzako Graduaren 3. maila

Irakaslea: Alain Sanchez (alain.sanchez@ehu.eus)

2019-2020, 1. lauhilabetea