

BILBOKO INGENIARITZA ESKOLA ESCUELA DE INGENIERÍA DE BILBAO

Teknologia Elektronikoa Saila

KONPUTAGAILUEN ARKITEKTURA 80c552 - Timer2

Kudeaketa eta Informazio Sistemen Informatikaren Ingenieritzako Graduaren 3. maila

Irakaslea: Alain Sanchez (alain.sanchez@ehu.eus)

2019-2020, 1. lauhilabetea



Denbora handia kontatzeko Timer2 dagoela ezagutzea

80c552-aren Timer2-a zelan konfiguratzen den ikastea

Zein da arazorik nagusiena T0 eta T1ekin?



Zein da arazorik nagusiena T0 eta T1ekin?

Zergatik da interesgarria T2? Zer da timer 2-a?



Timer 2, 16 bit-eko kontagailu bat da. TMH2 eta TML2.

Timer 2, 16 bit-eko kontagailu bat da. TMH2 eta TML2.

Bakarrik goruntza kontatzen du.

Timer 2, 16 bit-eko kontagailu bat da. TMH2 eta TML2.

Bakarrik goruntza kontatzen du.


Ez dauka inizializaziorik.


Timer 2, 16 bit-eko kontagailu bat da. TMH2 eta TML2.


Bakarrik goruntza kontatzen du.

Ez dauka inizializaziorik.


Reset bat dauka.

















Hiru timer/counter egoera posible: T2 (counter), fosc/12, off.







TM2CON.1 TM2CON.0 T2MS1 Timer T2 mode select

T2MS1	T2MS0	Mode Selected
0 0 1 1	0 1 0 1	Timer T2 halted (off) T2 clock source = f _{OSC} /12 Test mode; do not use T2 clock source = pin T2



Prescaler. fosc/12 beste zatitzaile edo prescaler bategatik zatitu daiteke.






TM2CON.3 TM2CON.2

T2P1 Timer T2 prescaler select T2P0

T2P1	T2P0	Timer T2 Clock
0	0	Clock source
0	1	Clock source/2
1	0	Clock source/4
1	1	Clock source/8



Universidad Euskal Herriko del País Vasco Unibertsitatea

Interrupzioak.


BIT SYMBOL		SYMBOL	FUNCTION
	TM2CON.7	TSIS1	Timer T2 16-bit overflow interrupt select
	TM2CON.6	T2IS0	Timer T2 byte overflow interrupt select
	TM2CON.5	T2ER	Timer T2 external reset enable. When this bit is set, Timer T2 may be reset by a rising edge on RT2 (P1.5).
	TM2CON.4	T2BO	Timer T2 byte overflow interrupt flag



Interrupzioak. Enableak.

BIT	SYMBOL	FUNCTION
TM2CON.7	TSIS1	Timer T2 16-bit overflow interrupt select
TM2CON.6	T2IS0	Timer T2 byte overflow interrupt select
TM2CON.5	T2ER	Timer T2 external reset enable. When this bit is set, Timer T2 may be reset by a rising edge on RT2 (P1.5).
TM2CON.4	T2BO	Timer T2 byte overflow interrupt flag


Interrupzioak. Flag-ak. Programa bidez zerora eraman behar.




BIT	SYMBOL	FUNCTION
TM2CON.7	TSIS1	Timer T2 16-bit overflow interrupt select
TM2CON.6	T2IS0	Timer T2 byte overflow interrupt select
TM2CON.5	T2ER	Timer T2 external reset enable. When this bit is set, Timer T2 may be reset by a rising edge on RT2 (P1.5)
TM2CON.4	T2BO	Timer T2 byte overflow interrupt flag

_	7	6	5	4	3	2	1	0
TM2IR (C8H)	T2OV	CMI2	CMI1	CMI0	CTI3	CTI2	CTI1	CTI0
•	(MSB)							(LSB)

Bl	T	SYMBOL	FUNCTION
TN	M2IR.7	T2OV	Timer T2 16-bit overflow interrupt flag
NT NT NT NT NT	M2IR.4 M2IR.3 M2IR.2 M2IR.1	CMI0 CTI3 CTI2 CTI1	CM1 interrupt flag CM0 interrupt flag CT3 interrupt flag CT2 interrupt flag CT1 interrupt flag CT1 interrupt flag CT1 interrupt flag CT1 interrupt flag




Capture Register. CTxl pinetik aldaketa bat datorrenean, T2 CTHx eta CTLx-era eramaten da.



CTH3#	Capture high 3	CFH
CTH2#	Capture high 2	CEH
CTH1#	Capture high 1	CDH
CTH0#	Capture high 0	CCH
CMH2#	Compare high 2	CBH
CMH1#	Compare high 1	CAH
CMH0#	Compare high 0	C9H
CTL3#	Capture low 3	AFH
CTL2#	Capture low 2	AEH
CTL1#	Capture low 1	ADH
CTL0#	Capture low 0	ACH
CML2#	Compare low 2	ABH
CML1#	Compare low 1	AAH
CML0#	Compare low 0	A9H


Universidad Euskal Herril del País Vasco Unibertsitate

Capture Register. CTxl pinetik aldaketa bat datorrenean, T2 CTHx eta CTLx-era eramaten da.




Universidad Euskal Herriko del País Vasco Unibertsitatea

Capture Register. CTxI flanko positibo edo negatibo bat izan behar den CTCON-en definitu.




BIT SYMBOL			CAPTURE/INTERRUPT ON:			
	CTCON.7	CTN3	Capture Register 3 triggered by a falling edge on CT3I			
	CTCON.6	CTP3	Capture Register 3 triggered by a rising edge on CT3I			
	CTCON.5	CTN2	Capture Register 2 triggered by a falling edge on CT2I			
	CTCON.4	CTP2	Capture Register 2 triggered by a rising edge on CT2I			
	CTCON.3	CTN1	Capture Register 1 triggered by a falling edge on CT1I			
	CTCON.2	CTP1	Capture Register 1 triggered by a rising edge on CT1I			
	CTCON.1	CTN0	Capture Register 0 triggered by a falling edge on CT0I			
	CTCON.0	CTP0	Capture Register 0 triggered by a rising edge on CT0I			

Capture Register. Ctxl flanko positibo edo negatibo bat izan behar den CTCON-en definitu.




BILBOKO INGENIARITZA ESKOLA ESCUELA DE INGENIERÍA DE BILBAO




Universidad Euskal Herriko


Compare Logic. CMx-arekin konparatu eta berdin izatekotan interrupzio bat eskatu.



Compare Logic. CMx-arekin konparatu eta berdin izatekotan interrupzio bat eskatu.



Compare Logic. CMx-arekin konparatu eta berdin izatekotan interrupzio bat eskatu. RTE eta STE aldatu.



S

	7	6	5	4	3	2	1	0	
RTE (EFH)	TP47	TP46	RP45	RP44	RP43	RP42	RO41	RP40	
	(MSB)							(LSB)	•

BIT	SYMBOL	FUNCTION
RTE.7	TP47	If "1" then P4.7 toggles on a match between CM1 and Timer T2
RTE.6	TP46	If "1" then P4.6 toggles on a match between CM1 and Timer T2
RTE.5	RP45	If "1" then P4.5 is reset on a match between CM1 and Timer T2
RTE.4	RP44	If "1" then P4.4 is reset on a match between CM1 and Timer T2
RTE.3	RP43	If "1" then P4.3 is reset on a match between CM1 and Timer T2
RTE.2	RP42	If "1" then P4.2 is reset on a match between CM1 and Timer T2
RTE.1	RP41	If "1" then P4.1 is reset on a match between CM1 and Timer T2
RTE.0	RP40	If "1" then P4.0 is reset on a match between CM1 and Timer T2


	/	6	5	4	3	2	1	U
STE (EEH)	TG47	TG46	SP45	SP44	SP43	SP42	SP41	SP40
	(MSB)							(LSB)

FUNIOTION

OVERDOL

BH	SYMBOL	FUNCTION
STE.7	TG47	Toggle flip-flops
STE.6	TG46	Toggle flip-flops
STE.5	SP45	If "1" then P4.5 is set on a match between CM0 and Timer T2
STE.4	SP44	If "1" then P4.4 is set on a match between CM0 and Timer T2
STE.3	SP43	If "1" then P4.3 is set on a match between CM0 and Timer T2
STE.2	SP42	If "1" then P4.2 is set on a match between CM0 and Timer T2
STE.1	SP41	If "1" then P4.1 is set on a match between CM0 and Timer T2
STE.0	SP40	If "1" then P4.0 is set on a match between CM0 and Timer T2

Compare Logic. CMx-arekin konparatu eta berdin izatekotan interrupzio bat eskatu. RTE eta STE aldatu.



	7	6	5	4	3	2	1	0
RTE (EFH)	TP47	TP46	RP45	RP44	RP43	RP42	RO41	RP40
	(MSB)							(LSB)

BIT	SYMBOL	FUNCTION
RTE.7	TP47	If "1" then P4.7 toggles on a match between CM1 and Timer T2
RTE.6	TP46	If "1" then P4.6 toggles on a match between CM1 and Timer T2
RTE.5	RP45	If "1" then P4.5 is reset on a match between CM1 and Timer T2
RTE.4	RP44	If "1" then P4.4 is reset on a match between CM1 and Timer T2
RTE.3	RP43	If "1" then P4.3 is reset on a match between CM1 and Timer T2
RTE.2	RP42	If "1" then P4.2 is reset on a match between CM1 and Timer T2
RTE.1	RP41	If "1" then P4.1 is reset on a match between CM1 and Timer T2
RTE.0	RP40	If "1" then P4.0 is reset on a match between CM1 and Timer T2

7	O	C	2 2 4	3	2 2 2	2 2	0
TG47	TG46	SP45	SP44	SP43	SP42	SP41	SP40
(MSB)							(LSB)
DIT	CVMD	OI EII	NCTION				

BIT	SYMBOL	FUNCTION
STE.7	TG47	Toggle flip-flops
STE.6	TG46	Toggle flip-flops
STE.5	SP45	If "1" then P4.5 is set on a match between CM0 and Timer T2
STE.4	SP44	If "1" then P4.4 is set on a match between CM0 and Timer T2
STE.3	SP43	If "1" then P4.3 is set on a match between CM0 and Timer T2
STE.2	SP42	If "1" then P4.2 is set on a match between CM0 and Timer T2
STE.1	SP41	If "1" then P4.1 is set on a match between CM0 and Timer T2
STE.0	SP40	If "1" then P4.0 is set on a match between CM0 and Timer T2





Capture Register, Compare Logic.... Enable?

BIT	SYMBOL	FUNCTION
IEN1.7	ET2	Enable Timer T2 overflow interrupt(s)
IEN1.6	ECM2	Enable T2 Comparator 2 interrupt
IEN1.5	ECM1	Enable T2 Comparator 1 interrupt
IEN1.4	ECM0	Enable T2 Comparator 0 interrupt
IEN1.3	ECT3	Enable T2 Capture register 3 interrupt
IEN1.2	ECT2	Enable T2 Capture register 2 interrupt
IEN1.1	ECT1	Enable T2 Capture register 1 interrupt
IEN1.0	ECT0	Enable T2 Capture register 0 interrupt

Interrupt priority?




Figure 30. Interrupt Priority Register (IP0)






Figure 31. Interrupt Priority Register (IP1)



Zelan konfiguratuko litzateke Timer2, Timer0-a heldu ezin litzatekeen aurreko kasuan?

fclk = 24MHz, 34ms neurtu nahi dira. Zelan neurtuko genituzke?






Universidad Euskal Herriko del Pais Vasco Unibertsitatea

Zelan konfiguratuko litzateke Timer2?

Momentu batetik aurrera kontatu nahi da, eta zenbat denbora igaro den jakin nahi da, kanpotik seinale bat datorrenean.





Denbora handia kontatzeko Timer2 dagoela ezagutzea

80c552-aren Timer2-a zelan konfiguratzen den ikastea



BILBOKO INGENIARITZA ESKOLA ESCUELA DE INGENIERÍA DE BILBAO

Teknologia Elektronikoa Saila

KONPUTAGAILUEN ARKITEKTURA 80c552 - Timer2

Kudeaketa eta Informazio Sistemen Informatikaren Ingenieritzako Graduaren 3. maila

Irakaslea: Alain Sanchez (alain.sanchez@ehu.eus)

2019-2020, 1. lauhilabetea