

CUDA Performance Tuning Introduction








Hans Henrik Brandenborg Sørensen


DTU Computing Center

DTU Compute

<hhbs@dtu.dk>








CUDA C Best Practices Guide





- 1. Assessing your application.
- 2. Heterogeneous computing.
- 3. Application profiling.
- 4. Parallelizing your application
- 5. Getting started.
- 6. Getting the right answer.
- 7. Optimizing CUDA applications.
- 8. Performance metrics.
- 9. Memory optimizations.
- 10. Execution configuration optimizations.
- 11. Instruction optimizations.
- 12. Control flow.
- 13. Deploying CUDA applications.
- 14. Understanding the programming environment.
- 15. Preparing for deployment.
- 16. Deployment infrastructure tools.

Overview



- Recap from week 1 (now with GPUs)
 - Performance metrics
 - Measuring runtime
- Speed-up GPU vs. CPU (and what is 'fair'?)
- Cuda performance tuning process
 - Transpose example
 - How many threads should I launch?
 - Latency hiding



GPU performance metrics

Performance tuning terminology



- Execution time [seconds]
 - ☐ Time to run the application (wall or cpu/gpu)
- Performance [Gflops]
 - How many floating point operations per second
- Latency [cycles or seconds]
 - Time from initiating a memory access or other action until the result is available
- Bandwidth [Gb/s]
 - The rate at which data can be transferred
- Blocking [blocksize]
 - Dividing matrices into tiles to fit memory hierarchy

You know these from week 1+2 of this course!

Performance tuning terminology



- Throughput [#/s or Gb/s]
 - Sustained rate for instructions executed or data reads + writes achieved in practice
- Occupancy [%]
 - Ratio of active warps to max possible active warps
- Instruction level parallelism (ILP) [#]
 - How many independent instructions can be executed (=pipelining)
- Thread level parallelism (TLP) [#]
 - How many independent threads can be launched
- Coalescing
 - All threads in a warp are reading data from a contiguous, aligned, region of global memory

Common GPU optimization teminology.

Measuring runtime for kernels



- Using CPU timers
 - □ Run your kernel several times and compute average
 - Remember that kernel launches are non-blocking
 - Add cudaDeviceSynchronize()
 - □ GPUs have a "wake-up" time to create CUDA context

Measuring runtime for kernels



- Using CPU timers
 - □ Run your kernel several times and compute average
 - Remember that kernel launches are non-blocking
 - Add cudaDeviceSynchronize()
 - □ GPUs have a "wake-up" time to create CUDA context
- E.g., use the OpenMP timer

```
#include <omp.h>
double time = omp_get_wtime();
kernelFunc<<<dimGrid, dimBlock>>>();
cudaDeviceSynchronize();
double elapsed = omp_get_wtime()-time;
```

Measuring runtime for kernels



Using CUDA GPU timers

```
cudaEvent_t start, stop;
float elapsed;

cudaEventCreate(&start); cudaEventCreate(&stop);

cudaEventRecord(start, 0);
kernelFunc<<<dimGrid, dimBlock>>>();
cudaEventRecord(stop, 0);
cudaEventSynchronize(stop);
cudaEventElapsedTime(&elapsed, start, stop);

cudaEventDestroy(start); cudaEventDestroy(stop);
```

Events should be used, e.g., if you want separate runtimes of several kernels running simultaneously

Which performance metric to use?



- Compute bound
 - □ Limited by # flops * time per flop

Gflops = # floating point operations / 109 / runtime

Which performance metric to use?



- Compute bound
 - □ Limited by # flops * time per flop

Gflops = # floating point operations / 109 / runtime

- Memory bound
 - Limited by # bytes moved / bandwidth

Bandwidth = (Bytes read + Bytes written) / 10⁹ / runtime

How to assess your performance?



Compute bound



- Compare with the theoretical peak performance
 - Run device query to find specs and calculate, e.g.

SP: 5120 cores * 1.38 GHz * 2 flops per core = 14131 Gflops

DP: (1/2) * 14131 Gflops = 7065 Gflops

How to assess your performance?







- Compare with the theoretical peak performance
 - Run device query to find specs and calculate, e.g.

SP: 5120 cores * 1.38 GHz * 2 flops per core = 14131 Gflops

(1/2) * 14131 Gflops = 7065 GflopsDP:

- Memory bound
 - Compare with the theoretical peak bandwidth
 - Run device query to find specs and calculate, e.g.

Peak bandwidth = 0.877 GHz * (4096 / 8) bytes * 2 = 898 GB/s

How to assess your performance?



Compute bound



= 14131 Gflops

- Compare with the theoretical peak performance
 - Run device query to find specs and calculate, e.g.

SP: 5120 cores

40-60%: okay

>75%: excellent

DP: = 7065 Gflops 60-75%: good

Memory b

- Compare with the theoretical peak bandwidth
 - Run device query to find specs and calculate, e.g.

Peak bandwidth = 0.877 GHz * (4096 / 8) bytes * 2 = 898 GB/s

How to assess CPU performance?



Find the CPU specs online:



https://ark.intel.com/products/120483/Intel-Xeon-Gold-6126-Processor-19 25M-Cache-2 60-GHz https://colfaxresearch.com/xeon-2017/

How to assess CPU performance?≝



Find the CPU specs online:



https://ark.intel.com/products/120483/Intel-Xeon-Gold-6126-Processor-19 25M-Cache-2 60-GHz https://colfaxresearch.com/xeon-2017/

Compute bound

SP: 12 cores * 2.3 GHz (AVX-512) * 16 (AVX-512) * 2 (FMA units) * 2 flops per core = 1766 Gflops

(1/2) * 1766 Gflops = 883 Gflops DP:

Memory bound

Peak bandwidth = 2.666 GHz * (64 / 8) bytes * 6 = 128 GB/s



Speed-up

Speed-up (now with GPUs)



GPU definition of speed-up is traditionally

$$Speedup = \frac{CPUtime[s]}{GPUtime[s]}$$

and usually written in times (x) manner, e.g., 3.2x

 Useful for indicating performance without telling what the performance actually is(!)

Speed-up (now with GPUs)



GPU definition of speed-up is traditionally

$$Speedup = \frac{CPUtime[s]}{GPUtime[s]}$$

and usually written in times (×) manner, e.g., 3.2×

 Useful for indicating performance without telling what the performance actually is(!)

But be fair when comparing to CPU times — speed-ups of 100×-1000× (see http://www.nvidia.com/object/cuda_showcase_html.html) are unrealistic when the hardware specs are taken into account

Speed-up (now with GPUs)



- Expected speed-up on our nodes
 - □ Compute bound: 7065 / 883 = 8.0x
 - Memory bound: 898 / 128 = 7.0x



$$\pi = \int_0^1 \frac{4}{1+x^2} dx \approx \frac{1}{N} \sum_{i=1}^N \frac{4}{1+\left(\frac{i-0.5}{N}\right)^2}.$$

```
double pi(long N)
{
    double sum = 0.0;
    double h = 1.0/N;
    #pragma omp parallel for \
        reduction(+: sum)
    for(long i=1; i<=N; i++) {
        double x = h*(i-0.5);
        sum += 4.0/(1.0+x*x);
    }
    return h*sum;
}</pre>
```



$$\pi = \int_0^1 \frac{4}{1+x^2} dx \approx \frac{1}{N} \sum_{i=1}^N \frac{4}{1+\left(\frac{i-0.5}{N}\right)^2}.$$



```
double pi(long N)
{
   double sum = 0.0;
   double h = 1.0/N;
   #pragma omp parallel for \
      reduction(+: sum)
   for(long i=1; i<=N; i++) {
      double x = h*(i-0.5);
      sum += 4.0/(1.0+x*x);
   }
   return h*sum;
}</pre>
```

OMP_NUM_THREADS	-03 (s)
1	81.8
2	42.4
4	21.9
8	11.2
12	7.6
24	3.9



$$\pi = \int_0^1 \frac{4}{1+x^2} dx \approx \frac{1}{N} \sum_{i=1}^N \frac{4}{1+\left(\frac{i-0.5}{N}\right)^2}.$$




```
double pi(long N)
{
    double sum = 0.0;
    double h = 1.0/N;
    #pragma omp parallel for \
        reduction(+: sum)
    for(long i=1; i<=N; i++) {
        double x = h*(i-0.5);
        sum += 4.0/(1.0+x*x);
    }
    return h*sum;
}</pre>
```

OMP_NUM_THREADS	-03 (s)	avx (s)
1	81.8	45.5
2	42.4	23.9
4	21.9	12.4
8	11.2	6.3
12	7.6	4.4
24	3.9	2.4



$$\pi = \int_0^1 \frac{4}{1+x^2} dx \approx \frac{1}{N} \sum_{i=1}^N \frac{4}{1+\left(\frac{i-0.5}{N}\right)^2}.$$





icc -03 -fopenmp pi_cpu.cpp
icc -xcore-avx512 -03 ...

OMP_NUM_THREADS	-03 (s)	avx (s)
1	81.8	45.5
2	42.4	23.9
4	21.9	12.4
8	11.2	6.3
12	7.6	4.4
24	3.9	2.4



$$\pi = \int_0^1 \frac{4}{1+x^2} dx \approx \frac{1}{N} \sum_{i=1}^N \frac{4}{1+\left(\frac{i-0.5}{N}\right)^2}.$$

```
global
void pi(long N, double *res)
   long idx = threadIdx.x+
       blockDim.x*blockIdx.x;
   double sum = 0.0;
   double h = 1.0/N;
   for(long i=idx+1; i<=N;</pre>
    i+=blockDim.x*gridDim.x) {
      double x = h*(i-0.5);
      sum += 4.0/(1.0+x*x);
   res[idx] = h*sum;
```



$$\pi = \int_0^1 \frac{4}{1+x^2} dx \approx \frac{1}{N} \sum_{i=1}^N \frac{4}{1+\left(\frac{i-0.5}{N}\right)^2}.$$



```
global
void pi(long N, double *res)
   long idx = threadIdx.x+
       blockDim.x*blockIdx.x;
   double sum = 0.0;
   double h = 1.0/N;
   for(long i=idx+1; i<=N;</pre>
    i+=blockDim.x*gridDim.x) {
      double x = h*(i-0.5);
      sum += 4.0/(1.0+x*x);
   res[idx] = h*sum;
```

nvcc -03 -lgomp pi_gpu.cu



blockDim	gridDim	nvcc (s)
1	1024	12.26
32	1024	0.40
64	1024	0.29
128	1024	0.27
256	1024	0.29



$$\pi = \int_0^1 \frac{4}{1+x^2} dx \approx \frac{1}{N} \sum_{i=1}^N \frac{4}{1+\left(\frac{i-0.5}{N}\right)^2}.$$



Unfortunately not avx-512

1 CPU / # threads = # cores / avx

Speed-up = 4.4 seconds / 0.27 seconds = $16.3 \times$

1 GPU / best launch configuration / deduct warm up





CUDA performance tuning process

CUDA performance tuning process



... or a combination


- Determine what limits kernel performance
 - Parallelism (concurrency bound)
 - Memory accesses (memory bound)
 - Floating point operations (compute bound)
- Use appropriate performance metric for the kernel
 - Or use speed-up between kernel modifications
- Address the limiters in the order of importance
 - Determine how close to the theoretical peaks
 - Analyze
 - Apply optimizations

... and iterate with small steps

Transpose example



Row major storage $\frac{A_{0,0}A_{1,0}A_{2,0}A_{3,0}A_{0,1}A_{1,1}A_{2,1}A_{3,1}A_{0,2}A_{1,2}A_{2,2}A_{3,2}A_{0,3}A_{1,3}A_{2,3}A_{3,3} }{A_{1,3}A_{2,3}A_{3$



We will use this example to illustrate the process of performance tuning a CUDA kernel "step-by-step"

Transpose example (v1 serial)



```
// Reference serial CPU transpose
__host___device__
void transpose(double *A, double *At)
{
   for(int j=0; j < N; j++)
      for(int i=0; i < N; i++)
        At[j + i*N] = A[i + j*N]; // At(j,i)=A(i,j)
}</pre>
```

```
// Kernel to be launched on a single thread
__global__
void transpose_serial(double *A, double *At)
{
    transpose(A, At);
}
```

Transpose example (v1 serial)



```
#define N 2880
   // CPU reference transpose for checking result
   transpose(h A, h At CPU);
   // Transfer matrix to device
   cudaMemcpy(d A, h A, A size, cudaMemcpyHostToDevice);
   transpose serial <<<1, 1>>> (d A, d At);
   cudaDeviceSynchronize();
   // Transfer result to host
   cudaMemcpy(h At, d At, A size, cudaMemcpyDeviceToHost);
```

Transpose example (v1 serial)



```
$ nvprof --print-gpu-summary ./transpose gpu
==30836== Profiling application: ./transpose gpu
==30836== Profiling result:
            Time
                     Calls
Time(%)
                                 Avg
                                           Min
                                                     Max
                                                          Name
 98.10% 2.52254s
                         1 2.52254s
                                                2.52254s
                                                          transpose serial(double*, double*)
                                      2.52254s
  1.08% 27.837ms
                         1 27.837ms
                                                27.837ms
                                                          [CUDA memcpy DtoH]
                                      27.837ms
  0.80% 20.670ms
                         1 20.670ms
                                      20.670ms
                                                20.670ms
                                                          [CUDA memcpy HtoD]
  0.01% 331.49us
                         1 331.49us
                                      331.49us
                                                331.49us
                                                          [CUDA memset]
$
```

Version	v1 serial
Time [ms]	2523

Transpose example (v2 per row)



```
// Kernel to be launched with one thread per row of A
__global__
void transpose_thread_per_row(double *A, double *At)
{
    // Thread index gives row of A
    int j = blockIdx.x * blockDim.x + threadIdx.x;

    for(int i=0; i < N; i++)
        At[j + i*N] = A[i + j*N]; // At(j,i)=A(i,j)
}</pre>
```

```
transpose_per_row<<<15, 192>>>(d_A, d_At);
```

Transpose example (v2 per row)



```
$ nvprof --print-qpu-summary ./transpose qpu
==32362== Profiling application: ./transpose gpu
==32362== Profiling result:
                     Calls
Time(%)
            Time
                                           Min
                                                     Max
                                                         Name
                                 Avq
 90.04% 438.38ms
                                                          transpose per row(double*, double*)
                       100
                            4.3838ms
                                      4.2700ms
                                                4.7287ms
 5.68% 27.679ms
                                                          [CUDA memcpy DtoH]
                         1 27.679ms 27.679ms 27.679ms
 4.21% 20.499ms
                         1 20.499ms 20.499ms 20.499ms
                                                          [CUDA memcpy HtoD]
 0.07% 330.34us
                         1 330.34us 330.34us 330.34us
                                                          [CUDA memset]
```

Version	v1 serial	v2 per row
Time [ms]	2523	4.38

Transpose example (v3 per elm)



```
// Kernel to be launched with one thread per element of A
__global__
void transpose_per_elm(double *A, double *At)
{
    // 2D thread indices defining row and col of element
    int j = blockIdx.x * blockDim.x + threadIdx.x;
    int i = blockIdx.y * blockDim.y + threadIdx.y;

At[j + i*N] = A[i + j*N]; // At(j,i)=A(i,j)
}
```

```
#define K 16
...
    transpose_per_elm<<<dim3(N/K, N/K), dim3(K,K)>>>(d_A,
d_At);
...
```

Transpose example (v3 per elm)



```
$ nvprof --print-qpu-summary ./transpose qpu
==3324== Profiling application: ./transpose gpu
==3324== Profiling result:
                     Calls
Time(%)
            Time
                                           Min
                                                     Max
                                                          Name
                                 Avq
 74.88%
       153.66ms
                                                          transpose per elm(double*, double*)
                       100
                            1.5366ms
                                     1.5283ms
                                                1.5410ms
                                                          [CUDA memcpy DtoH]
13.60% 27.914ms
                            27.914ms 27.914ms
                                               27.914ms
11.36% 23.310ms
                            23.310ms 23.310ms 23.310ms
                                                          [CUDA memcpy HtoD]
 0.16% 331.20us
                         1 331.20us 331.20us 331.20us
                                                          [CUDA memset]
$
```

Version	v1 serial	v2 per row	v3 per elm
Time [ms]	2523	4.38	1.54



- Why is one thread per CUDA core not enough?
 - \square E.g. kernelFunc<<<15, 192>>>(...);




Why is one thread per CUDA core not enough?

```
\square E.g. kernelFunc<<<15, 192>>>(...);
```





- Why is one thread per CUDA core not enough?
 - \Box E.g. kernelFunc<<<15, 192>>>(...);






Global memory access latency (400-800 cycles)




- Why is one thread per CUDA core not enough?
 - \Box E.g. kernelFunc<<<15, 192>>>(...);





Why is one thread per CUDA core not enough?


 \Box E.g. kernelFunc<<<15, 192>>>(...);





Why is one thread per CUDA core not enough?

 \square E.g. kernelFunc<<<15, 192>>>(...);



Reason: We can hide memory latency by having idle warps to schedule while waiting for data



End of lecture