Your design passed the test!
Your countless sleepless nights have finally paid off!

```
///,,
( (( (\\\\//
                                 \\////
((( ((-(__||
                                 ||<u>|</u>|-)-))
//\)\)-)-))
(( ((-(-(/(/\\
( ((-(-(/(/(/\======,:;:;:;:,======/\)\)\)\)-)-))
 ) '(((-(/(/(/(////:%%%%:\\\\\)\)\)\)-)))`
(( '((-(/(/('uuuu:WWWWWWW:uuuu`)\)\)\)-))`
  )) '((-(/(/(/('|||:wwwwww:|||')\)\)-))` ((
  (( '((((/(/('uuu:\\\\\\\\\\\)\\))))` ))
     )) '':::UUUUUU:www.www:UUUUUU:::`` ((
              ''''\uuuuuuuu/`````
       ( (
        ))
                     `JJJJJJJJJ`
         ((
                    (/(/(/(^)\)\)\)
                 ((
                  ( )( ))( ( ( ) )( ) (()
```

Average cycles per block: 20704

Number of latches: 0 Logic cells used: 2526

fmax: 32.2 MHz

Throughput: 1555 blocks/second