{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":181430013,"defaultBranch":"andes-v5-v8.2","name":"qemu","ownerLogin":"andestech","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2019-04-15T06:57:48.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/12641804?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1712718847.0","currentOid":""},"activityList":{"items":[{"before":"24088bdfb2d4896174344eb79994ef42b859eb14","after":"a710a2e02bbb5218ee4cba05841b4043eda561d5","ref":"refs/heads/andes-v5-v8.2","pushedAt":"2024-05-30T02:12:35.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"rockindy","name":null,"path":"/rockindy","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/37647490?s=80&v=4"},"commit":{"message":"target/riscv: Add more options to andes.cfg. (#145)\n\nSigned-off-by: Yu-Ming Chang <yumin686@andestech.com>\nReviewed-on: https://gitea.andestech.com/RD-SW/qemu/pulls/145\nCo-authored-by: Yu-Ming Chang <yumin686@andestech.com>\nCo-committed-by: Yu-Ming Chang <yumin686@andestech.com>","shortMessageHtmlLink":"target/riscv: Add more options to andes.cfg. (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"955665278\" data-permission-text=\"Title is private\" data-url=\"https://github.com/qemu/qemu/issues/145\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/qemu/qemu/pull/145/hovercard\" href=\"https://github.com/qemu/qemu/pull/145\">qemu#145</a>)"}},{"before":"f64d32e2552a22d02f7d4d1646950ed94ea81e74","after":"24088bdfb2d4896174344eb79994ef42b859eb14","ref":"refs/heads/andes-v5-v8.2","pushedAt":"2024-05-07T08:33:45.000Z","pushType":"push","commitsCount":15,"pusher":{"login":"rockindy","name":null,"path":"/rockindy","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/37647490?s=80&v=4"},"commit":{"message":"target/riscv: Handle exceptions and non-external interrupts in VEC_PLIC mode. (#142)\n\nIn VEC_PLIC mode, [m|s]tvec[0] is for exceptions and non-external\nlocal interrupts. For these traps, the mcause register records\nthe trap type based on RISC-V definitions.\n\nSigned-off-by: Yu-Ming Chang <yumin686@andestech.com>\n\nReviewed-on: https://gitea.andestech.com/RD-SW/qemu/pulls/142\nReviewed-by: Foxes Cheng-Hung Hung <foxes687@andestech.com>\nReviewed-by: Alvin Che-Chia Chang <alvinga@andestech.com>\nReviewed-by: Ethan Zhan-Yang Chen <ethan84@andestech.com>\nCo-authored-by: Yu-Ming Chang <yumin686@andestech.com>\nCo-committed-by: Yu-Ming Chang <yumin686@andestech.com>","shortMessageHtmlLink":"target/riscv: Handle exceptions and non-external interrupts in VEC_PL…"}},{"before":null,"after":"f64d32e2552a22d02f7d4d1646950ed94ea81e74","ref":"refs/heads/andes-v5-v8.2","pushedAt":"2024-04-10T03:14:07.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"rockindy","name":null,"path":"/rockindy","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/37647490?s=80&v=4"},"commit":{"message":"target/riscv: Fix index of fired breakpoint and watchpoint\n\nIn current implementation, the index of fired breakpoint and watchpoint\nis hard-code as DBG_ACTION_BP, which is 0. This is a bug because we may\nmatch/fire breakpoints and watchpoints at other indexes, i.e., index 0~7\nsince we have 8 triggers. Fix it by implementing two functions to\niterate the cpu_breakpoint and the cpu_watchpoint to compare specific\ninformation. The index of the cpu_breakpoint and the cpu_watchpoint is\nthe index we want to execute corresponding trigger action.\n\nSigned-off-by: Alvin Chang <alvinga@andestech.com>","shortMessageHtmlLink":"target/riscv: Fix index of fired breakpoint and watchpoint"}},{"before":null,"after":"4b6ffe758ea581a2442ebe4780b7070fbd46e8b8","ref":"refs/heads/ast-v5_2_0-RVP-branch","pushedAt":"2023-06-06T08:49:33.561Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"FoxesHung","name":null,"path":"/FoxesHung","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/135315349?s=80&v=4"},"commit":{"message":"1. Add RVP feature as Andes A25 and AX25 default features\n2. Add missing register_cpu_props function call for Andes A25 cpu init","shortMessageHtmlLink":"1. Add RVP feature as Andes A25 and AX25 default features"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEV4puvwA","startCursor":null,"endCursor":null}},"title":"Activity · andestech/qemu"}