
Introduction to Synthesis Flow with Synopsys Design Compiler

Lecturer: Shao-Hua Lian



Review: IC design flow





Outline

✓ Section 1 Design Compiler Introduction

✓ Section 2 Basic Synthesis Flow

- Develop HDL files
- Specify libraries
- Read design
- Develop design environment
- Set design constraints
- Select compile strategy
- Optimize the design
- Analyze and resolve design problems
- Save the design database

✓ Section 3 Generate & For Loop



Outline

✓ Section 1 Design Compiler Introduction

- √ Section 2 Basic Synthesis Flow
 - Develop HDL files
 - Specify libraries
 - Read design
 - Develop design environment
 - Set design constraints
 - Select compile strategy
 - Optimize the design
 - Analyze and resolve design problems
 - Save the design database
- √ Section 3 Generate & For Loop

Design Compiler Introduction

✓ Design compiler

- It synthesizes your HDL designs (Verilog) into optimized technology-dependent(D35,U18...), gate-level designs.
- It can optimize both combinational and sequential designs for speed, area, and power.

RTL(.v) Netlist(.v)

```
module adder_1b(
    input clk,
    input rst_n,
    input x1,x2,
    output reg [1:0] sum
);
always@(posedge clk or negedge rst_n)begin
    if(!rst_n)
        sum <= 0;
    else
        sum <= x1 + x2;
end
endmodule</pre>
```


No always block or assign



Logic Synthesis

√ Logic synthesis

- A process by which behavioral model of a circuit is turned into an implementation in terms of logic gates
- Synthesis = Translation + Mapping + Optimization





GTECH

- GTECH Netlist

```
module mux ( out, sel, b, a );
      input sel, b, a:
      output out:
      wire sel_, selb, sela;
      GTECH NOT I 0 ( .A(sel), .Z(sel ) );
      GTECH AND2 tmp101 ( .A(sel), .B(b), .Z(selb) );
                   tmp102 ( .A(sel ), .B(a), .Z(sela) );
      GTECH AND2
      GTECH OR2 tmp103 ( .A(selb), .B(sela), .Z(out) );
     endmodule
     module dffr ( q, q , d, clk, rst );
      input d, clk, rst;
21
      output q, q;
      wire NO, N1, N2, N3, N4, N5, dl, qe, de, dl;
      GTECH AND2 n1 ( .A(dl), .B(qe), .Z(NO) );
      GTECH NOT I 0 ( .A(NO), .Z(de) );
      GTECH AND3 n2 ( .A(clk), .B(de), .C(rst ), .Z(N1) );
      GTECH NOT I 1 ( .A(N1), .Z(qe) );
      GTECH AND3 n3 ( .A(d), .B(dl ), .C(rst ), .Z(N2) );
      GTECH NOT I 2 ( .A(N2), .Z(dl) );
      GTECH AND3 n4 ( .A(dl), .B(clk), .C(qe), .Z(N3) );
      GTECH NOT I 3 ( .A(N3), .Z(dl ) );
      GTECH AND2 n5 ( .A(qe), .B(q ), .Z(N4) );
      GTECH NOT I 4 ( .A(N4), .Z(q) );
      GTECH AND3 n6 ( .A(dl ), .B(q), .C(rst ), .Z(N5) );
      GTECH NOT I 5 ( .A(N5), .Z(q ) );
     endmodule
```


Normal Netlist

```
module mux 0 ( out, sel, b, a );
      input sel, b, a;
      output out:
      wire sela, n2, n3;
      AND2HD4X tmp102 ( .A(n2), .B(a), .Z(sela) );
13
      INVHDPX U1 ( .A(n3), .Z(out) );
14
      AOI21HD1X U2 ( .A(b), .B(sel), .C(sela), .Z(n3) );
      INVHDPX U3 ( .A(sel), .Z(n2) );
    endmodule
     module dffr 0 ( q, q , d, clk, rst );
      input d, clk, rst;
      output q, q;
      wire NO, N1, N3, N5, dl, qe, de, dl;
      AND3HD2X n6 ( .A(dl) , .B(q) , .C(rst) , .Z(N5) );
      AND3HD2X n4 ( .A(dl), .B(clk), .C(qe), .Z(N3) );
      AND3HD2X n2 ( .A(clk), .B(de), .C(rst ), .Z(N1) );
      AND2HD4X n1 ( .A(dl), .B(ge), .Z(N0) );
      NAND2HD4X U1 ( .A(q ), .B(qe), .Z(q) );
29
      INVCLKHD3X U3 ( .A(N5), .Z(q ) );
      INVCLKHD2X U2 ( .A(N0), .Z(de) );
      INVHD2X U4 ( .A(N1), .Z(qe) );
      NAND3HD1X U5 ( .A(d), .B(dl ), .C(rst ), .Z(dl) );
      INVCLKHD2X U6 ( .A(N3), .Z(dl ) );
     endmodule
```


Reference: https://zhuanlan.zhihu.com/p/605629775?utm_id=0



Data Flow in Design Compiler



Gate-level Simulation





Design Compiler Introduction (cont.)

✓ Design compiler provides two user interfaces

command-line interface

 dctcl mode: Applying a script based on tool command language (tcl) which packages all the commands needed to implement specific Design Compiler functionality.

%dc_shell-t

Used in this course

- graphical user interfaces (GUI)
 - Design Vision (can execute in both modes) %dv
 - %dc_shell> gui_start
 - %dc_shell> gui_stop



Some Design Compiler comment

- ✓ Get topic command help
 - %dc_shell> help
- √ Get a particular command help
 - %dc_shell> command_name -help
- ✓ Get topic command help
 - %dc_shell> man command_name
 - ex: man set
- ✓ More information about design compiler in user guide:
 - http://archive.eclass.uth.gr/eclass/modules/document/file.php/MHX3
 03/Documentation/dcug.pdf



Synthesize by Design Compiler

- ✓ Prepare RTL code(.v) and script file(.tcl)
- ✓ Invoke design compiler
 - Command :%dc_shell-t -f script_filename.tcl | tee log_filename.log
 - Example : %dc_shell-t -f syn.tcl | tee syn.log → ./01_run_dc
 - -f :format
 - tee: store the result into file and print on the screen
- √ Check log file(.log) to see if there are error(ex: Latch) messages
- √ Check report file(.report) to see if timing or area are met
- ✓ Run gate-level simulation



System Object (Gate level)

```
design
module TOP(in1,in2,clk,out);
                                     clock
    input in1, in2, clk;
    output [1:0] out;
                                    port
                                                               net
    wire inv0, inv1, bus0, bus1;
    ADDER U_ADD1(.AIN(in1), .BIN(in2), .Q0(bus0), .Q1(bu1));
INV U_INV1(.A(bus0), .Z(inv0));
INV U INV2(.A(bus1), .Z(inv1));
                                                     niq
REGFILE U REG(.D0(inv0),.D1(inv1),.CLK(clk), Q(OUT));
                               reference/design
endmodule
                                   Design Objects
    Design
             : A circuit that performs one or more logical functions
    Cell
             : An instantiation of a design within another design
    Reference: The original design that a cell "point to"
             : The input or output of a design
    Port
             : The input or output of a cell
    Pin
                                                            No always block or assign
             : The wire that connects ports or pins
    Net
             : Waveform applied to a port or pin identified as a clock source
    Clock
```

SDF File

√ Standard Delay Format file (.sdf file)

```
(DELAYFILE
(SDFVERSION "OVI 2.1" design
(DESIGN "CP")
(DATE "Wed Feb 26 18:12:26 2020")
(VENDOR "slow")
(PROGRAM "Synopsys Design Compiler cmos")
(VERSION "K-2015.06-SP1")
(DIVIDER /)
(VOLTAGE 1.62:1.62:1.62)
(PROCESS "slow")
(TEMPERATURE 125.00:125.00:125.00)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "ADDHXL")
                                       rising edge transition
                                                                        falling edge transition
  (INSTANCE U9469)
              min: typ: max
  (DELAY
    (ABSOLUTE
    (IOPATH A CO (0.218262:0.218911:0.218911) (0.221926:0.224530:0.224530
    (IOPATH B CO (0.218498:0.219461:0.219461) (0.207622:0.211288:0.211288))
    (COND B == 1'b1 (IOPATH A S (0.298010:0.300566:0.300566) (0.206581:0.207653:0.207653)))
    (COND B == 1'b0 (IOPATH A S (0.355384:0.356453:0.356453) (0.336261:0.338810:0.338810)))
    (IOPATH (posedge A) S (0.355384:0.356453:0.356453) (0.336556:0.337945:0.337945))
    (IOPATH (negedge A) S (0.355157:0.357118:0.357118) (0.336261:0.338810:0.338810))
    (COND A == 1'b1 (IOPATH B S (0.235169:0.238284:0.238284) (0.141208:0.142291:0.142291)))
    (COND A == 1'b0 (IOPATH B S (0.207619:0.208926:0.208926) (0.230646:0.234490:0.234490)))
    (IOPATH (posedge B) S (0.238927:0.240244:0.240244) (0.235283:0.236908:0.236908))
    (IOPATH (negedge B) S (0.235169:0.238284:0.238284) (0.230646:0.234490:0.234490))
```

Outline

✓ Section 1 Design Compiler Introduction


✓ Section 2 Basic Synthesis Flow

- Develop HDL files
- Specify libraries
- Read design
- Develop design environment
- Set design constraints
- Select compile strategy
- Optimize the design
- Analyze and resolve design problems
- Save the design database


More details in page10 pdf

√ Section 3 Generate & For Loop
















Specify Libraries

√ Specify libraries

- 1)Synthetic Library
 - Specifies additional DesignWare libraries for optimization purposes.
 - Efficient implementations for adders, comparators, multipliers
- 2 Link Library
 - Specifies a list of libraries that Design Compiler can use to resolve design references.
- Target Library
 - During synthesis, compiler selects gates from target library.
 - It also calculates the timing of the circuit, using the vendor-supplied (UMC, TSMC ...) timing data of the lib.

√ Synthesize in worst case. (xx.sldb)

- set synthetic_library {dw_foundation.sldb}
- set link_library {* dw_foundation.sldb standard.sldb slow.db}
- set target_library {slow.db}



.lib file

- √ Cell name
- ✓ Drive strength
- ✓ Area
- ✓ Pin
 - Internal delay
 - Leakage power
 - Internal power


```
input_trasition_time

A1

Out_capacitance
```

```
cell (NANDX1) {
  pin(A1) {
    direction : input;
                                        Same information as .db file
    capacitance : 0.00683597;
  pin(A2) {
    direction : input;
    capacitance : 0.00798456;
  pin(ZN) {
    direction : output;
    capacitance : 0.0;
    internal_power() {
     timing() {
                                                              out_capacitance
       cell_rise(table10){
                 ("0.020844,0.02431,0.030696,0.039694,0.048205,0.072168,0.10188",\
                  "0.024677,0.027942,0.035042,0.045467,0.054973,0.082349,0.11539",\
                  "0.032068,0.035394,0.042758,0.055361,0.065991,0.090936,0.13847",\
                  "0.046811,0.049968,0.057164,0.064754,0.086481,0.11676,0.15744",\
                  "0.073919,0.078805,0.080873,0.091007,0.11655,0.1579,0.21448",\
                  "0.13162,0.13363,0.1383,0.14793,0.1685,0.22032,0.30054",\
                 ♥"0.24661,0.24835,0.25294,0.26221,0.282,0.32417,0.42783");
 input trasition time
```

```
lu_table_template(table10){
   variable_1 : total_output_net_capacitance;
   variable_2 : input_transition_time;
   index_1 ("0.001400,0.003000,0.006200,0.012500,0.025100,0.050400,0.101000");
   index_2 ("0.0208,0.0336,0.06,0.1112,0.2136,0.4192,0.8304");
}
```





Read Design

✓ Read design

 The Design Compiler optimization process works only on the designs loaded in memory.

```
Method 1: read_file, read_verilog, read_sverilog
Method 2: analyze & elaborate
(Please refer to the appendix for the detail usage of them)
```

✓ Setting the Current Design

 After the read file command, set the current design on the module you want to focus on.

Method 1 Method 2


analyze -f verilog \$DESIGN\.v
analyze -f verilog INV_IP.v
elaborate \$DESIGN
current_design \$DESIGN (optional)



Note: read_sverilog is compatible to read the Verilog format

Read Design

	read_file	analyze and elaborate	
Input format	All formats	Synthesize VHDL or Verilog Allow user to set parameter values on the elaborate command line e.g. elaborate \$DESIGN -parameter "IP_WIDTH=6" Use Carefully! Can store analyzed results in specified design libraries de dc_shell>analyze -f keyword file_name dc_shell>elaborate design_name	
When to use	Netlist, precompiled designs		
Generics	Cannot pass parameters (must use directives in HDL)		
Design libraries	Cannot store analyzed results		
Commands	dc_shell>read_file -f keyword file_name e.g.: dc_shell>read_file -f verilog name		
Architecture	Cannot specify architecture to be elaborated	Allow user to specify architecture to be elaborated	






Define Design Environment

✓ Design Environment

 Define the environment in which the design is expected to operate in by specifying operating conditions, wire load models, and system interface characteristics.




Commands Used to Define the Design Environment



Define Design Environment (Operating Conditions)

✓ Defining the Operating Conditions (PVT Variations)

- An operating condition is defined as a combination of Process,
 Voltage, Temperature(PVT).
- There are three kinds of manufacturing process models that are provided by the semiconductor foundry for digital designs: slow process model, typical process model, fast process model.
- For robust design, the design should be validated at the extreme corners (slow, fast process model) of the manufacturing process at last.
- Generally, for synthesis stage, we use worst-case to ensure that the timing (setup time) is met under strict constraints.







Define Design Environment (Wire Load Models)

✓ Defining Wire Load Models

 Before layout(APR), wire load models can be used to estimate capacitance, resistance and the area overhead due to interconnection.





e.g. set_wire_load_model -name "umc18_wl50"



Define Design Environment (Wire Load Models)

✓ Design Compiler uses physical values to calculate wire delays and circuit speeds, there are three types of wire load mode.
set wire load mode top

Top


 Uses the wire load model specified for the top level of the design hierarchy for all nets

Enclosed

 Uses the wire load model of the smallest module that fully encloses the net

Segmented


 Each segment of the net gets its wire load model from the block that encompasses the net segment



Define Design Environment (System Interface)

✓ Modeling the System Interface

- Design Compiler supports the following ways to model the design's interaction with the external system:
 - Defining drive characteristics for input ports
 - Defining fan out loads on output ports
 - Defining loads on input and output ports






Define Design Environment (System Interface)

✓ e.g. defining loads on input and output ports

- By default, it assumes zero capacitive load on input and output ports.
- Use the set_load command to set a capacitive load value on input and output ports of the design.
- Example : Set a load of 0.05 picofarads on all output ports, set a drive of 1.5 kilo-ohms on all input ports.


set_drive 1.5 [all_inputs]

set_load 0.05 [all_outputs]





Select Design Object



```
Example:
```

[get_ports *] : in1, in2, out, clk1

[get_designs *] : top

[get_pins U_ADD1/*] : AIN, BIN, Q0, Q1
[get pins U REG/*] : D0, D1, CLK, Q

[get_cells *] : U_ADD1, U_REG, U_INV1, U_INV2

[get clocks *] : clk1


[get nets *] : bus0, bus1, inv0, inv1

Frequently Used:

[all inputs] : in1, in2, clk1

[all outputs] : out

[all_ports] : in1, in2, clk1, out Reserved Word: clk, rst n





Set Design Constraints

✓ Constraint Priorities: (default)

	Priority (descending order)	Notes		
	connection classes			
	multiple_port_net_cost			
1	min_capacitance	Design rule constraint		
	max_transition	Design rule constraint	Design rule constraint	
	max_fanout	Design rule constraint		
	max_capacitance	Design rule constraint		
	cell_degradation	Design rule constraint		
(max_delay	Optimization constraint		
	min_delay	Optimization constraint	Optimization	
	power	Optimization constraint	constraint	
	area	Optimization constraint		
	cell count			

Set Design Constraints_(cont.)

▼ There are two categories of design constraints Design rule constraints

- Design rule constraints reflect technology-specific restrictions your design must meet in order to function as intended.
- Most technology libraries specify default design rules.
- You can apply more restrictive design rules, but you cannot apply less restrictive ones.

Design optimization constraints

- User defines speed(timing) and area optimization goals for Design Compiler.
- Speed(timing) constraints have higher priority than area.(The priority can be changed)
- Optimization constraints are secondary to design rule constraints.



Set Design Constraints_(cont.)

✓ Design Constraints

- Design rule constraints
 - set_max_capacitance
 - set_max_transition
 - set_fanout_load
 - set_max_fanout
- Design optimization constraints




Design Rule Constraints

✓ Maximum capacitance

- dc_shell>set_max_capacitance cap_value port_list
- It is set as a pin-level attribute that defines the maximum total capacitive load that an output pin can drive.

Maximum transition

- dc_shell>set_max_transition trans_value port_list
- The maximum transition time for a net is the longest time required for its driving pin to change logic values.






Design Rule Constraints_(cont.)

√ Fan-out load

- dc_shell>set_fanout_load cap_value port_list
- Fan-out load is a dimensionless number, not a capacitance. It represents a numerical contribution to the total effective fan-out.


✓ Maximum fan-out :

- dc_shell>set_max_fanout cap_value port_list
- The maximum fan-out load for a net is the maximum number of loads the net can drive.
- If a library fan-out constraint exists and a max_fanout attribute is specified, Design Compiler tries to meet the more restrictive value.





Design Rule Constraints_(cont.)



- To check whether the maximum fanout constraint is met for driving pin Z, Design Compiler compares the specified max_fanout attribute against the fanout load.
- In this case, the design constraint is met.

Total Fanout Load 8 ≥ 1.0 + 1.0 + 3.0 + 2.0 7



Design Rule Constraints_(cont.)

✓ In some cases, the nets should be set to ideal.

- Nets that are assigned ideal timing conditions—that is, latency, transition time, and capacitance are assigned a value of zero..
- Such nets are exempt from timing updates, delay optimization, and design rule fixing.
- set_ideal_network net_list
- e.g. set_ideal_network {clk}

Set Design Constraints_(cont.)

✓ Design Constraints

- Design rule constraints
- Design optimization constraints
 - create_clock
 - set_clock_latency
 - set_clock_uncertainty
 - set_propagated_clock
 - set_input_delay
 - set_output_delay
 - set_max_delay
 - set_fix_delay
 - set_false_path



Design Optimization Constraints

√ create_clock

Defines the period and waveform for the clock
 Syntax :

```
create_clock -name "clk name for tcl" source_objects \
    -period period_value -waveform { rise fall }
```

- source_objects : A list of pins or ports on which to apply this clock.
- -period period_value : the period of the clock waveform in library time units(ns).
- -waveform option: set the rising edge time and the falling edge time. If you do not specify the clock waveform, default waveform is a 50 percent duty cycle.
- ✓ Example:

```
set CYCLE 10.0
create_clock -name "clk" [get_ports clk1] -period $CYCLE
```




Design Optimization Constraints_(cont.)

- ✓ Design Compiler treats clock networks as ideal (having no delay) by default.
- ✓ You can override the default behavior to obtain nonzero clock network delay and specify information about the clock network delays, whether the skews are predicted or actual.
- √ dc_shell>set_clock_latency * (more details in Chapter 7)
 - Define the delay from CLK to the register
- √ dc_shell>set_clock_uncertainty * (more details in Chapter 7)
 - Used to model various factors that can reduce the effective clock period.
- √ dc_shell>set_propagated_clock * (more details in Chapter 7)
 - Specify the clock latency be propagated throughout the clock network




Static Timing Analysis






Constraining Input Paths

Specify the arrival time at the input ports of the design.



Constraining Input Paths (cont.)

✓ e.g.



DUA (Design Under Analysis)


- Input delay = $(T_{clk2q} + T_{C1})$
- clock cycle $\geq (T_{clk2q} + T_{C1}) + T_{C2} + T_{Setup}$
- dc_shell>set T_{clk2q} 0.9
- dc_shell>set T_{C1} 0.6
- dc_shell>set_input_delay -clock CLKA -max [expr \$T_{clk2q}+\$T_{C1}] [all_inputs]

```
set CYCLE 7.0
set_input_delay [ expr $CYCLE*0.5 ] -clock clk [all_inputs]
```



Constraining Output Paths


You specify the path required time at the output ports of the design.





Constraining Output Paths (cont.)

√ e.g.



DUA (Design Under Analysis)

- Output delay = $(T_{C2} + T_{setup})$
- clock cycle $\geq T_{clk2q} + T_{C1} + (T_{C2} + T_{setup})$
- dc_shell>set T_{C2} 3.9
- dc_shell>set T_{setup} 1.1
- dc_shell>set_output_delay -clock CLKQ -max [expr \$T_{C2}+\$T_{setup}] [all_outputs]

```
set CYCLE 7.0
set_output_delay [ expr $CYCLE*0.5 ] -clock clk [all_outputs]
```



Combinational Design Constraint



Syntax:

```
set_max_delay max_delay_value -from object -to object
!!! This only applies for Combinational Circuit Only !!!
```

Example:

```
set_max_delay $MAX_Delay -from [all_inputs] -to [all_outputs]
```

Design Optimization Constraints_(cont.)

✓ Design Compiler fix hold violations at register during compilation

- Set_fix_hold informs compile that hold time violations of the specified clocks should be fixed.
- To fix a hold violation requires slowing down data signals.
- Design Compiler considers the minimum delay cost only if the set_fix_hold command is used.
- Generally, fixing and optimizing setup time violation are more important than hold time violation before CTS.


```
- Syntax : set_fix_hold clock_list
e.g. :
The following command sets a fix_hold attribute on clock "clk1".
dc_shell> set_fix_hold clk1
```



Specify False Path


✓ Remove timing constraints from particular path

- Make compiler to ignore paths that never occur in normal operation
- Timing checks of false path will be disabled. Therefore, use this command carefully
- √ dc_shell>set_false_path –from FF_A/CK –to FF_D/D





Basic Synthesis Flow






Select Compile Strategy

- ✓ You can use various strategies to compile your hierarchical design.
- √ The basic strategies are
 - Top-down compile, in which the top-level design and all its subdesigns are compiled together.
 - Bottom-up compile, in which the individual subdesigns are compiled separately, starting from the bottom of the hierarchy and proceeding up through the levels of the hierarchy until the top-level design is compiled.
 - Mixed compile, in which the top-down or bottom-up strategy, whichever is most appropriate, is applied to the individual subdesigns.



Basic Synthesis Flow






Multiple Instances of a Design Reference

✓ Multiple instances of a design reference

- In a hierarchical design, subdesigns are often referenced by more than one cell instance, that is, multiple references of the design can occur.
- Ex: design C is referenced twice (U2/U3 and U2/U4).




- Use any of the following methods resolve multiple instances before running the compile command
 - The uniquify method
 - The compile-once-dont-touch method
 - The ungroup method



Uniquify Method

✓ Uniquify (default)

- The command is to duplicate and rename the multiple referenced design so that each instance references a unique design.
 - Requires more memory
 - Takes longer to compile
- dc_shell> uniquify dc_shell> compile





Uniquify Method_(cont.)

Example:

// output logic [1:0] Sum

//always_ff@(posedge clk)

Sum \leq x1+x2;

Sum ≤ 0 ;

//endmodule :adder 1b

// if(!rst n)

//);

//end

//

```
module ch6 ex(input clk, INF.DESIGN inf);
adder 1b add1(.clk(clk),.rst n(inf.rst n),.x1(inf.x1),.x2(inf.x2),.Sum(inf.Sum1));
adder 1b add2(.clk(clk),.rst n(inf.rst n),.x1(inf.x1),.x2(inf.x2),.Sum(inf.Sum2));
adder_lb add3(.clk(clk),.rst_n(inf.rst_n),.x1(inf.x1),.x2(inf.x2),.Sum(inf.Sum3));
endmodule :ch6 ex
module adder 1b ( clk, rst n, x1, x2, Sum );
  output [1:0] Sum;
  input clk, rst n, x1, x2;
 wire N1, N2;
 DFFTRX1 Sum reg 1 ( .D(N2), .RN(rst n), .CK(clk), .Q(Sum[1]));
 DFFTRX1 Sum_reg_0 ( .D(N1), .RN(rst_n), .CK(clk), .Q(Sum[\theta]) );
 XOR2X2 U3 ( .A(x2), .B(x1), .Y(N1) );
  AND2X2 U4 ( .A(x1), .B(x2), .Y(N2) );
endmodule
//module adder 1b(
// input clk,
// input logic rst n,
// input logic x1,
// input logic x2,
```

script(.tcl)

```
Optimization
uniquify
#set dont touch {add1 add2}
```

```
#ungroup {add1 add2}
compile
```

```
module ch6_ex ( clk, inf_rst_n, inf_x1, inf_x2, inf_Sum1, inf_Sum2, inf_Sum3
 output [1:0] inf Sum1;
 output [1:0] inf Sum2;
 output [1:0] inf Sum3;
 input clk, inf rst n, inf x1, inf x2;
 adder 1b 2)add1 ( .clk(clk), .rst n(inf rst n), .x1(inf x1), .x2(inf x2),
         Sum(inf Suml) );
 adder_lb_lpadd2 ( .clk(clk), .rst_n(inf_rst_n), .x1(inf_x1), .x2(inf_x2),
        Sum(inf_Sum2) );
 @dder 1b 0)add3 ( .clk(clk), .rst n(inf rst n), .x1(inf x1), .x2(inf x2),
       .Sum(inf Sum3) ):
endmodule
```

```
module adder 1b 1 ( clk, rst n, x1, x2, Sum );
 output [1:0] Sum;
 input clk, rst n, x1, x2;
 wire N2, N1;
 DFFTRX1 Sum_reg_1 ( .D(N2), .RN(rst_n), .CK(clk), .Q(Sum[1]) );
 DFFTRX1 Sum reg \theta ( .D(N1), .RN(rst n), .CK(clk), .Q(Sum[\theta]) );
 XOR2X1 U1 ( .A(x2), .B(x1), .Y(N1) );
 AND2X1 U2 ( .A(x1), .B(x2), .Y(N2) );
endmodule
```

```
module adder 1b 0 ( clk, rst n, x1, x2, Sum );
 output [1:0] Sum;
 input clk, rst_n, x1, x2;
 wire N2, N1;
 DFFTRX1 Sum_reg_1 ( .D(N2), .RN(rst_n), .CK(clk), .Q(Sum[1]) );
 DFFTRX1 Sum_reg_0 ( .D(N1), .RN(rst_n), .CK(clk), .Q(Sum[0]) );
 XOR2X1 U1 ( .A(x2), .B(x1), .Y(N1) );
 AND2X1 U2 ( .A(x1), .B(x2), .Y(N2) );
endmodule
```

```
module adder_1b_2 ( clk, rst_n, x1, x2, Sum );
 output [1:0] Sum;
 input clk, rst n, x1, x2;
 wire N2, N1;
 DFFTRX1 Sum req 1 ( .D(N2), .RN(rst n), .CK(clk), .Q(Sum[1]) );
 DFFTRX1 Sum_reg_0 ( .D(N1), .RN(rst_n), .CK(clk), .Q(Sum[0]) );
 XOR2X1 U1 ( .A(x2), .B(x1), .Y(N1) );
 AND2X1 U2 ( .A(x1), .B(x2), .Y(N2) );
endmodule
```




RTL(.v)

Compile-Once-Don't-Touch Method

√ set_dont_touch

- It places the dont_touch attribute on cells, nets, references, and designs in the current design to prevent these objects from being modified or replaced during optimization.
 - Compiles the reference design once
 - Requires less memory and less time than the uniquify method
- dc_shell> set_dont_touch {U2/U3 U2/U4}





Compile-Once-Don't-Touch Method_(cont.)

✓ Example: {add1 add2} are compiled by using the environment of one of its instances. In this case, no copies of the original sub-design are loaded into memory when running this command sequence.

```
module ch6 ex(input clk, INF.DESIGN inf);
adder_lb addl(.clk(clk),.rst_n(inf.rst_n),.xl(inf.xl),.x2(inf.x2),.Sum(inf.Suml));
adder lb add2(.clk(clk),.rst n(inf.rst n),.x1(inf.x1),.x2(inf.x2),.Sum(inf.Sum2));
adder 1b add3(.clk(clk),.rst n(inf.rst n),.x1(inf.x1),.x2(inf.x2),.Sum(inf.Sum3));
endmodule :ch6 ex
module adder 1b ( clk, rst n, x1, x2, Sum );
 output [1:0] Sum;
 input clk, rst_n, x1, x2;
 wire N1, N2;
 DFFTRX1 Sum req 1 ( .D(N2), .RN(rst n), .CK(clk), .Q(Sum[1]) );
 DFFTRX1 Sum reg \theta ( .D(N1), .RN(rst n), .CK(clk), .Q(Sum[\theta]));
 XOR2X2 U3 (.A(x2), .B(x1), .Y(N1));
 AND2X2 U4 ( .A(x1), .B(x2), .Y(N2) );
endmodule
//module adder 1b(
// input clk,
// input logic rst n,
// input logic x1,
// input logic x2.
// output logic [1:0] Sum
                                             script(.tcl)
//always ff@(posedge clk)
//begin
                                          Optimization
// if(!rst n)
     Sum \leq 0;
     Sum \leq x1+x2:
                                      set dont touch {add1 add2
//end
                                      #ungroup {addl add2}
                                      compile
//endmodule :adder 1b
```

```
module adder_1b_0 ( clk, rst_n, x1, x2, Sum );
  output [1:0] Sum;
  input clk, rst_n, x1, x2;
  wire N2, N1;

DFFTRX1 Sum_reg_1 ( .D(N2), .RN(rst_n), .CK(clk), .Q(Sum[1]) );
  DFFTRX1 Sum_reg_0 ( .D(N1), .RN(rst_n), .CK(clk), .Q(Sum[0]) );
  XOR2X1 U1 ( .A(x2), .B(x1), .Y(N1) );
  AND2X1 U2 ( .A(x1), .B(x2), .Y(N2) );
  endmodule
```

```
module adder_1b ( clk, rst_n, x1, x2, Sum );
  output [1:0] Sum;
  input clk, rst_n, x1, x2;
  wire N2, N1;

DFFTRX1 Sum_reg_1 ( .D(N2), .RN(rst_n), .CK(clk), .Q(Sum[1]) );
  DFFTRX1 Sum_reg_0 ( .D(N1), .RN(rst_n), .CK(clk), .Q(Sum[0]) );
  XOR2X2 U3 ( .A(x2), .B(x1), .Y(N1) );
  AND2X2 U4 ( .A(x1), .B(x2), .Y(N2) );
  endmodule


NETUSI(.V)
```



Ungroup Method

✓ Ungroup

- use the ungroup command to ungroup one or more designs before optimization
 - Requires more memory and takes longer to compile than the compile-once-don't-touch method
 - Provides the best synthesis results
 - May increase the difficulty for ECO(Engineering change order).
- dc_shell> current_design B dc_shell> ungroup {U3 U4} dc_shell> current_design top dc_shell> compile





Ungroup Method_(cont.)

Example: the following command sequence uses the ungroup method to resolve the multiple instances of {add1 add2} except for add3.

```
module ch6 ex ( clk, inf rst n, inf x1, inf x2, inf Sum1, inf Sum2, inf Sum3
module ch6 ex(input clk, INF.DESIGN inf);
                                                                                 output [1:0] inf Sum1;
adder_lb addl(.clk(clk),.rst_n(inf.rst_n),.xl(inf.xl),.x2(inf.x2),.Sum(inf.Suml));
                                                                                 output [1:0] inf Sum2;
adder lb add2(.clk(clk),.rst n(inf.rst n),.xl(inf.xl),.x2(inf.x2),.Sum(inf.Sum2));
                                                                                 output [1:0] inf Sum3;
adder_lb add3(.clk(clk),.rst_n(inf.rst_n),.x1(inf.x1),.x2(inf.x2),.Sum(inf.Sum3));
                                                                                 input clk, inf rst n, inf x1, inf x2;
                                                                                        add2 N1, add2 N2;
endmodule :ch6 ex
module adder_1b ( clk, rst_n, x1, x2, Sum );
                                                                                 adder 1b add3 ( .clk(clk), .rst n(inf rst n), .x1(inf x1), .x2(inf x2),
  output [1:0] Sum;
                                                                                        Sum(inf Sum3) )
  input clk, rst n, x1, x2;
                                                                                 DFFTRX1 add1 Sum reg 0 ( .D(add2 N1), .RN(inf rst n), .CK(clk), .Q(
  wire N1, N2;
                                                                                       inf Sum1[0]);
                                                                                 DFFTRX1 add1 Sum reg 1 ( .D(add2 N2), .RN(inf rst n), .CK(clk), .Q(
 DFFTRX1 Sum_reg_1 ( .D(N2), .RN(rst_n), .CK(clk), .Q(Sum[1]));
                                                                                       inf Sum1[1]) );
 DFFTRX1 Sum reg 0 ( .D(N1), .RN(rst n), .CK(clk), .Q(Sum[0]) );
 XOR2X2 U3 (.A(x2), .B(x1), .Y(N1));
                                                                                 DFFTRX1 add2 Sum req 0 ( .D(add2 N1), .RN(inf_rst_n), .CK(clk), .Q(
 AND2X2 U4 ( .A(x1), .B(x2), .Y(N2) );
                                                                                       inf Sum2[0]) );
endmodule
                                                                                 DFFTRX1 add2 Sum reg_1 ( .D(add2_N2), .RN(inf_rst_n), .CK(clk), .Q(
                                                                                       inf Sum2[1]) );
//module adder 1b(
                                                                                 XOR2X1 U3 ( .A(inf x1), .B(inf x2), .Y(add2 N1) );
// input clk,
                                                                                 AND2X1 U4 ( .A(\inf x2), .B(\inf x1), .Y(add2_N2));
// input logic rst n,
                                               script(.tcl)
// input logic x1,
                                                                               endmodu Le
// input logic x2,
// output logic [1:0] Sum
//);
                                                                               module adder_1b ( clk, rst_n, x1, x2, Sum );
                                              Optimization
//always ff@(posedge clk)
                                                                                 output [1:0] Sum;
//begin
                                                                                 input clk, rst n, x1, x2;
// if(!rst n)
                                           #uniquity
                                                                                 wire N2, N1;
     Sum \leq 0;
                                                             {2dd1 add2}
                                          ungroup {add1 add2]
                                                                                 DFFTRX1 Sum_reg_1 ( .D(N2), .RN(rst_n), .CK(clk), .Q(Sum[1]) );
     Sum \leq x1+x2;
//end
                                                                                 DFFTRX1 Sum reg 0 ( .D(N1), .RN(rst n), .CK(clk), .Q(Sum[0]) );
                                           compile
                                                                                 XOR2X1 U1 (.A(x2), .B(x1), .Y(N1));
//endmodule :adder 1b
                                                                                 AND2X1 U2 ( .A(x1), .B(x2), .Y(N2) );
                                                                               endmodule
```




------Netlist(.v) RTL(.v) -

Compile

- ✓ Default synthesis algorithm
 - dc_shell> compile
- √ Advanced synthesis algorithm
 - dc_shell> compile_ultra
 - Automatically ungroups logical hierarchies
 - High-performance design
 - Maximum performance
 - Minimum area
 - Data path
- More information
 - Refer to "Design Compiler Optimization Reference Manual"



Basic Synthesis Flow





Report Analysis

√ Constraint report

- Syntax : report_constraint [-all_violators] [-verbose]
 - -all_violators: Displays a summary of all of the optimization and design-rule constraints with violations in the current design.
 - -verbose : Indicates to show more detail about constraint

calculations

✓ Area report

dc_shell-t> report_area

	Cost
max_transition	0.00 (MET)
max_capacitance	0.00 (MET)
max_delay/setup	0.00 (MET)
critical_range	0.00 (MET)

Report : area Design : DAG Version: 2003.06

Date : Sun Oct 10 15:59:26 2004

Library(s) Used:

slow (File: /RAID/Manager/lib.18/SynopsysDC/slow.db)

Number of ports: 40 Number of nets: 220 Number of cells: 160 Number of references: 21

Combinational area: 3775.465576 Noncombinational area: 2471.515869 Net Interconnect area: 2.482625

Total cell area: 6246.979492



Total area: 6249.463867

Report Analysis (cont.)

✓ report_timing

Report : timing
-path full
-delay max
-max_paths 1
Design : DAG

Version: 2003.06

Date : Sun Oct 10 16:06:19 2004

Operating Conditions: slow Library: slow Wire Load Model Mode: segmented

Startpoint: COUNT_LOAD_reg[1]

(rising edge-triggered flip-flop clocked by CLK)

Endpoint: ADDR_reg[0]

(rising edge-triggered flip-flop clocked by CLK)

Path Group: CLK

Point	Incr	Path	
clock CLK (rise edge)	0.00	0.00	
clock network delay (ideal)	0.00	0.00	
COUNT_LOAD_reg[1]/CK (D	FFX1)	0.00	0.00 r
COUNT_LOAD_reg[1]/QN (DFFX1)		0.56	0.56 r
U134/Y (NAND3X1)	0.23	0.79 f	
U160/Y (INVX2)	0.90	1.69 r	
U137/Y (MX2X2)	0.52	2.21 f	
U226/Y (OR4X4)	0.57	8.24 f	
U206/Y (NOR2X4)	0.97	9.21 r	
U149/Y (AOI22X1)	0.27	9.49 f	
U148/Y (INVX2)	0.16	9.64 r	
ADDR_reg[0]/D (EDFFX1)	0.00	9.64 r	
data arrival time	9.64		
	10.00	10.00	
clock CLK (rise edge)	10.00		
clock network delay (ideal)	0.00		
ADDR_reg[0]/CK (EDFFX1)	0.00	10.00 r	
library setup time	-0.29	9.71	
data required time	9.71		
1	0.71		
data required time	9.71		
data arrival time	-9.64		
slack (MET)	0.07		
	3.07		




Fix Glitch Suppression

√ When you meet glitch suppression at 03_GATE_SIM

- Always occur in "dD" umc18_neg.v, line = 10043
- Add "-nontcglitch" in 03_GATE ./01_run
- √ To specify cells in the target library to be excluded during optimization
 - dc_shell> set_dont_use [get_lib_cells "slow/JKFF*"]

```
set dont use slow/JKFF*
```

Basic Synthesis Flow





Save Design

√ Change naming rule script

- Make all net and port names conform to the naming conventions for layout tool
- Execute the script after compile your design

```
set bus_inference_style "%s\[%d\]"
set bus_naming_style "%s\[%d\]"
set hdlout_internal_busses true
change_names -hierarchy -rule verilog
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
define_name_rules name_rule _case_insensitive # if you want to run spice after APR
change_names -hierarchy -rules name_rule
```

Save Design

√ Save design

You use the write command to save the synthesized designs.
 Remember that Design Compiler does not automatically save designs before exiting.

√ Save a gate level Verilog file

- Syntax : write –f verilog –o *file_name.v* –hierarchy
 - -f : format
 - -o : output file name
 - -hierarchy: Indicates to write all designs in the hierarchy

write -format verilog -output Netlist/\$DESIGN_SYN.v -hierarchy

Gate-level Simulation

✓ Post synthesis timing simulation


- The post synthesis design must be simulated with estimated delays from synthesis. A SDF(standard delay format) can be generated from design compiler for this purpose. Use the following command to generate the SDF file.
- Syntax : write_sdf -version sdf_version file_name
 - -version sdf_version : Selects which SDF version to use.
 Supported SDF versions are 1.0, 2.1 or 3.0. SDF 2.1 is the default.
 - file_name : Specifies the name of the SDF file to write.
- dc_shell> write_sdf -version 3.0 CHIP.sdf

✓ Modify your test file (TESTBED.v)

- \$sdf_annotate("the_SDF_file_name", the_instance_name);
- ex : \$sdf_annotate("CHIP.sdf", I_DAG);



Data Flow in Design Compiler




Syn.tcl Example

```
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
Set Libraries
set search path {./../01 RTL \
           ~iclabta01/umc018/Synthesis/ \
           /usr/synthesis/libraries/syn/}
set synthetic library {dw foundation.sldb}
set link library {* dw foundation.sldb standard.sldb slow.db}
set target library {slow.db}
 Global Parameters
set DESIGN "INV IP demo"
set MAX Delay 60
# Read RTL Code
analyze -f verilog $DESIGN\.v
analyze -f verilog INV IP.v
elaborate $DESIGN
current design $DESIGN
 Global Setting
set wire load mode top
# Set Design Constraints
set max delay $MAX_Delay -from [all inputs] -to [all outputs]
set load 0.05 [all outputs]
```

```
Optimization
#-----
uniquify
set fix multiple port nets -all -buffer constants
compile ultra
  Output Reports
report timing > Report/$DESIGN\.timing
report area > Report/$DESIGN\.area
report resource > Report/$DESIGN\.resource
#------
# Change Naming Rule
set bus inference style "%s\[%d\]"
set bus naming style "%s\[%d\]"
set hdlout internal busses true
change names -hierarchy -rule verilog
define name rules name rule -allowed "a-z A-Z 0-9 " -max length 255 -type cell
define name rules name rule -allowed "a-z A-Z 0-9 []" -max length 255 -type net
define name rules name rule -map {{"\\*cell\\*" "cell"}}
change names -hierarchy -rules name rule
#-----
# Output Results
set verilogout higher designs first true
write -format verilog -output Netlist/$DESIGN\ SYN.v -hierarchy
write sdf -version 3.0 -context verilog -load delay cell Netlist/$DESIGN\ SYN.sdf -significant digits (
#-----
 Finish and Quit
report area
report_timing
```

Outline

- ✓ Section 1 Design Compiler Introduction
- √ Section 2 Basic Synthesis Flow
 - Develop HDL files
 - Specify libraries
 - Read design
 - Develop design environment
 - Set design constraints
 - Select compile strategy
 - Optimize the design
 - Analyze and resolve design problems
 - Save the design database
- ✓ Section 3 Generate & For Loop





Review: For Loop

✓ For loop in Verilog

- Duplicate same function
- Very useful for doing reset and iterated operation

```
reg [3:0] temp;
integer i;
always @(posedge clk) begin
  for (i = 0; i < 3; i = i + 1) begin: for_name
    temp[i] <= 1'b0;
  end
end</pre>
```

```
always @(posedge clk) begin

temp[0] <= 1'b0;

temp[1] <= 1'b0;

temp[2] <= 1'b0;

end
```

Generate – generate vs regular for loop

✓ How to use for loop with generate?

- For loop in generate : three always blocks
- Regular for loop : one always block

```
reg [3:0] temp;
genvar i;
generate
for (i = 0; i < 3; i = i + 1) begin: for_name
    always @(posedge clk) begin
    temp[i] <= 1'b0;
    end
end
endgenerate
```

Generate block

```
reg [3:0] temp;
integer i;
always @(posedge clk) begin
  for (i = 0; i < 3; i = i + 1) begin:
    temp[i] <= 1'b0;
  end
end</pre>
```

Regular for loop




```
wire [3:0] o_data;

genvar i;
generate
for (i=0 ; i < 4; i = i+1)begin : loop_1
    wire tmp_result;
    assign tmp_result = operand1[i] | operand2[i];
    if(i == 0)begin
        assign o_data[0] = tmp_result;
    end
    else begin
        assign o_data[i] = tmp_result & loop_1[i-1].tmp_result;
    end
end
end
endgenerate</pre>
```

always block in for loop with genvar

If-else in generate for can only use for select circuit but not logic determination




How to use wire in for loop?

for_name[i].wire_name

Ex: loop_1[0].tmp_result



A little complicated but scalable design example





- Generate blocks are useful when change the physical structure of module via parameters.
 - We can modify the parameter for different application

```
module FA
( input a, b, cin,
 output reg sum, cout );

always @(*) begin
 {cout, sum} = a + b + cin;
end
endmodule
```

```
module adder
\#(parameter LENGTH = 16)
         [LENGTH-1:0]
( input
                                  a,
  input [LENGTH-1:0]
  output [LENGTH:0]
                                  sum );
wire [LENGTH-1:0] c;
genvar i;
generate
for (i=0; i<LENGTH; i=i+1) begin: loop_fa
  if (i==0)
     FA u0 (.a(a[i]), .b(b[i]), .cin(1'b0), .sum(sum[i]), .cout(c[i]));
  else
     FA u1 (.a(a[i]), .b(b[i]), .cin(c[i-1]), .sum(sum[i]), .cout(c[i]));
end
endgenerate
assign sum[LENGTH] = c[LENGTH-1];
endmodule
```



Reference

- ✓ STA Static Timing Analysis
 - ✓ http://www.ee.bgu.ac.il/~digivlsi/slides/STA 9 1.pdf (p62, p63 圖)
- ✓ Static Timing Analysis for Nanometer Designs A Practical Approach, Bhasker, J./ Chadha, Rakesh
 - √ https://vlsitesting.files.wordpress.com/2017/02/ref-for-unit6.pdf
- Design compiler user guide
 - √ http://archive.eclass.uth.gr/eclass/modules/document/file.php/MHX303/Documentation/dcuq.pdf

Revision History

```
Author: 2004 Wan-Chun Liao (celesta@si2lab.org)
         2006revised Ming-Wei Lai (mwlai@si2lab.org)
         2008revised Chien-Ying Yu (cyyu@si2lab.org)
         2008revised Jia-Lung Lin (illin@si2lab.org)
         2009revised Yung-Chih Chen (ycchen@oasis.ee.nctu.edu.tw)
         2010revised Jen-Wei Lee (circus@si21ab.org)
         2011revised Chia-Ching Chu (ccchu@oasis.ee.nctu.edu.tw)
         2013revised Rong-Jie Liu (johnny510. ee98@g2. nctu. edu. tw)
         2014revised Ming-Feng Shiu (mango@si2lab.org)
         2015revised De-An Chen (and 0350283@gmail.com)
         2016revised Chien-Tung Shih (ct. shihg@gmail.com) \ Heng-Wei Hsu (hengwzx@gmail.com)
         2016revised Yun-Sheng Chan (yschan, ee03g@g2, nctu, edu, tw)
         2022revised Heng-Yu, Liu (nine87129. ee10@nycu. edu. tw)
         2023revised Zhi-Ting, Dong (yjdzt918. ee11@nycu. edu. tw)
         2023revised Shao-Hua Lian (eed0810766. eed08@nctu. edu. tw)
```