

DW_fp_sum3


3-Input Floating-Point Adder

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- The precision is controlled by parameters, and covers formats in the IEEE standard
- Exponents can range from 3 to 31 bits
- Fractional part of the floating-point number can range from 2 to 253 bits
- A parameter controls the use of denormal values
- Faster than an equivalent logic using two FP adders
- Result is more accurate than using two FP adders
- DesignWare datapath generator is employed for reduced delay and area



Description

DW_fp_sum3 is a floating-point component that is capable of adding three floating-point values, a, b, and c, to produce a floating-point result z. This component generates results with more accuracy than independent FP additions, given that only one rounding computation is done, and special conditions on the inputs are detected and corrected.

For the case of zero result, when ieee_compliance = 0, the sign of a zero result is negative when rounding to -infinity (rnd = 3), and positive for any other rounding mode. When *ieee_compliance* = 1, the following is the behavior for the sign of zero:

- 1. When the zero output is a result of the addition of zero inputs (all inputs are zeros), the sign of the zero output depends on the rounding mode:
 - Rounding to -infinity (rnd = 3): the output is +0 when all the inputs are +0, otherwise, it is -0.
 - □ Other rounding modes: the output is -0 when all the inputs are -0; otherwise it is +0.
- 2. When the zero output is a result of the addition of non-zero inputs, the output is 0 when the rounding mode is -infinity (rnd = 3); otherwise the output is +0.

Component pins are described in Table 1-1 and configuration parameters are described in Table 1-2.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
а	(sig_width + exp_width + 1) bits	Input	Input data
b	(sig_width + exp_width + 1) bits	Input	Input data
С	(sig_width + exp_width + 1) bits	Input	Input data

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
z	(sig_width + exp_width + 1) bits	Output	(a + b) + c
status	8 bits	Output	Status flags for the result ${\bf z}$ For details, see STATUS Flags in the Datapath Floating-Point Overview.
rnd	3 bits	Input	Rounding mode; supports all rounding modes described in the <i>Datapath Floating-Point Overview</i>

Table 1-2 Parameter Description

Parameter	Values	Description	
sig_width	2 to 253 bits	Word length of fraction field of floating-point numbers a, b, c, and ${\tt z}$	
exp_width	3 to 31 bits	Word length of biased exponent of floating-point numbers a, b, c, and z	
ieee_compliance	0 or 1	Level of support for IEEE 754:	
		 0: No support for IEEE 754 NaNs and denormals; NaNs are considered infinities and denormals are considered zeros 	
		■ 1: Fully compliant with the IEEE 754 standard, including support for NaNs and denormals	
		For more, see IEEE 754 Compatibility in the Datapath Floating-Point Overview.	
arch_type	0 or 1	Controls the use of an alternative architecture Default value is 0 (previous architecture)	

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare

Table 1-4 Simulation Models

Model	Function
DW02.DW_FP_SUM3_CFG_SIM	Design unit name for VHDL simulation
dw/dw02/src/DW_fp_sum3_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_fp_sum3.v	Verilog simulation model source code

Table 1-5 Functional Description

а	b	С	status	z ^a
a (floating-point)	b (floating-point)	c (floating-point)	*	(a + b) + c (floating-point)

a. The actual value of the output is defined by the rounding mode.

The parameters *ieee_compliance* and *arch_type* control the functionality of this component. Different values of *arch_type* result in different numeric behaviors, but in any case, the component is always faster and more accurate than the implementation of the same function using basic floating-point components.

When the parameter *arch_type* = 0, the component provides an output that is independent of the input order (operation is totally commutative). This feature implies that the operation is done as if infinite precision was internally used, and only at the end rounding is performed to obtain the final result.

When $arch_type = 1$, the component is sensitive to the input order, in the same way that a tree of FP adders would be, when configured as (a + b) + c. Only one rounding operation is performed to compute the output value. The benefit of using this alternative is the gain in QoR for some FP formats and time constraints. The logic produced by this component when $arch_type = 1$ is usually smaller for loose time constraint than the component generated when $arch_type = 0$.

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW SUPPRESS WARN
```

Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If an invalid rounding mode has been detected on rnd, the following message is displayed:

```
WARNING: <instance_path>:
    at time = <timestamp>: Illegal rounding mode.
```

To suppress this message, use the DW_SUPPRESS_WARN macro explained earlier.

Related Topics

- Datapath Floating-Point Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW Foundation comp arith.all;
entity DW fp sum3 inst is
      generic (
        inst sig width : POSITIVE := 23;
        inst exp width : POSITIVE := 8;
        inst ieee compliance : INTEGER := 0;
        inst arch type : INTEGER := 0
        );
      port (
        inst a : in std logic vector(inst sig width+inst exp width downto 0);
        inst b : in std_logic_vector(inst_sig_width+inst_exp_width downto 0);
        inst c : in std logic vector(inst sig width+inst exp width downto 0);
        inst rnd: in std logic vector(2 downto 0);
        z inst : out std logic vector(inst sig width+inst exp width downto 0);
        status inst : out std logic vector(7 downto 0)
        );
    end DW fp sum3 inst;
architecture inst of DW fp sum3 inst is
begin
    -- Instance of DW fp sum3
    U1 : DW fp sum3
    generic map (
          sig width => inst sig width,
          exp width => inst exp width,
          ieee compliance => inst ieee compliance,
          arch type => inst arch type
    port map (
          a => inst a,
          b => inst b,
          c => inst c,
          rnd => inst rnd,
          z \Rightarrow z inst,
          status => status inst
          );
end inst;
-- pragma translate off
```

```
configuration DW_fp_sum3_inst_cfg_inst of DW_fp_sum3_inst is
for inst
end for; -- inst
end DW_fp_sum3_inst_cfg_inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW fp sum3 inst( inst a, inst b, inst c, inst rnd, z inst,
          status inst );
parameter inst sig width = 23;
parameter inst exp width = 8;
parameter inst ieee compliance = 0;
parameter inst arch type = 0;
input [inst sig width+inst exp width : 0] inst a;
input [inst_sig_width+inst_exp_width : 0] inst_b;
input [inst sig width+inst exp width : 0] inst c;
input [2 : 0] inst rnd;
output [inst_sig_width+inst_exp_width : 0] z_inst;
output [7 : 0] status inst;
    // Instance of DW fp sum3
    DW fp sum3 #(inst sig width, inst_exp_width, inst_ieee_compliance, inst_arch_type)
U1 (
                .a(inst a),
                .b(inst b),
                .c(inst c),
                .rnd(inst rnd),
                .z(z inst),
                .status(status_inst) );
```

endmodule

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	 Adjusted the description of the ieee_compliance parameter in Table 1-2 on page 2
		 Added "Suppressing Warning Messages During Verilog Simulation" on page 3
		■ Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com