

# SPI Interface for LTC2668 and LTC2494

August 5, 2021

# Table of Contents

Introduction	
Module Definitions	1
Port Definitions	2
SPIMaster	2
Inputs	2
Outputs	2
MasterDriver	3
Inputs	3
Outputs	3
DataDriver	4
Inputs	4
Outputs	4
Clock_Divider	4
Inputs	4
Outputs	1

# Introduction

This Document explains how the SPIMaster module and other modules contained in the SPI Quartus project communicate with each other. This document also provides an overview on each module's ports. These modules may be modified to fit the needs of the current project.

# Module Definitions

**SPIMaster** contains the logic required to take a 1-byte input, and serialize it to send over the MOSI line, as well as the logic to read data from the MISO line and parallelize data into 1 byte. This module works in all 4 SPI modes, however only mode zero is needed for the ADC and DAC. This module's chip select output is ANDed with the CS output of the MasterDriver module. SCLK outputs at 1/4<sup>th</sup> of the input clock frequency. To achieve 50MHz output a 200Mhz input clock is needed.

**MasterDriver** contains logic to control the SPIMaster module properly, and allow for higher level interfaces, specifically the C level, to communicate given they have a 32-bit data line to send data to this module. This module's main purpose is to split the 3-byte input required for the ADC and DAC into 1-byte to send at a time. This module can also control the chip select line along with SPIMaster, using an AND gate. This is used to monitor the MISO line and check for end of conversion for the ADC.

**DataDriver** is designed to only implement what could be implemented in a higher level like C. this module contains the 32-bit instructions, the first 8 of which can be used to communicate between DataDriver and MasterDriver. This module uses the MSB to communicate to MasterDriver to check for end of conversion (**only for ADC**). MSB is high to check for EOC and low to send data to ADC.

**Clock\_Divider** is used to reduce the clock frequency for the ADC. The ADC has a maximum SCLK of 4MHz, while the DAC has a maximum SCLK of 50MHz. ClockDivider **MUST** be modified to divide the input clock correctly down to 16MHz which will then be divided down to 4MHz in the SPIMaster module.

**SPIDAC** is a System Verilog testbench. All the modules are instantiated in this file and a barebones test is implemented. A more robust example testbench should be available in the Master and Slave file.

# Port Definitions




Figure 1 Block-diagram of design

#### **SPIMaster**



Figure 2 SPIMaster Diagram

#### Inputs

- **i\_FPGA\_rst** is an active low reset signal.
- **i\_FPGA\_clk** is the input clock provided by the FPGA.
- **i\_MOSI\_count** determines how many bytes will be sent and is used to control the chip select line.
- **i\_MOSI** is the input byte. This byte is then serialized and sent over SPI protocol.
- **i\_MOSIdv** is a signal provided from a higher level, in this case MasterDriver, to indicate that the data on **i\_MOSI** is valid and can be saved to a register.
- **i\_SPI\_MISO** is the SPI MISO port. This port receives data sent over the MISO line. This data is then parallelized.

#### Outputs

- **o\_MOSI\_ready** is the output signal to indicate ready to receive data from higher level.
- **o MISO count** tells the higher level how many bytes to expect to receive.
- **o\_MISOdv** tells the higher level that data on o\_MISO is valid and should be read.
- o\_MISO is the parallel output byte for the higher level. Read when o\_MISOdv is high.
- o SPI clk is the SPI clock signal. 1/4<sup>th</sup> of i FPGA clk.
- **o\_SPI\_MOSI** is the output port for SPI, MOSI.
- o\_SPI\_CS is the output port for SPI chip select.

#### MasterDriver




Figure 3 MasterDriver Diagram

## Inputs

- **i\_FPGA\_clk** is the input clock provided by the FPGA.
- **i\_FPGA\_rst** is an active low reset signal.
- **i\_MOSI\_ready** is the ready signal from SPIMaster to indicate when MasterDriver should send data.
- **i\_DataValid** is the data valid signal from DataDriver indicating i\_DAC\_DATA should be read.
- **i\_DAC\_DATA** is the 32-bit data input from DataDriver. First 8 bits can be used to communicate between DataDriver and MasterDriver. MSB is set high to check for EOC.
- **i\_MISO** is the MISO monitoring line for the ADC mode. When CS is set low, if MISO is low, conversion has finished. **(Only in ADC mode)**

#### Outputs

- **o\_MISO\_count** tells SPIMaster how many bytes will be transferred. Typically set to 3.
- **inputByte** is the 1-byte input for SPIMaster.
- **o\_MOSIdv** tells SPIMaster that inputByte is valid and should be read.
- **o\_CS** is MasterDriver's way of controlling the chip select line to monitor EOC. This port is connected to an AND gate with o\_SPI\_CS. (**Only in ADC mode**)
- **o\_ready** is the ready signal for DataDriver to indicate MasterDriver is ready to receive data.
- o\_EOC\_L is the EOC conversion line for DataDriver. This port tells DataDriver to stop checking for EOC and send data. (Only in ADC mode)

### DataDriver



Figure 4 DataDriver Diagram

# Inputs

- **rst** is an active low reset signal.
- **clk** is the input clock provided by the FPGA.
- **i\_MODE** is the signal to switch between DAC mode and ADC mode.
- **i\_ready** is the ready signal from MasterDriver indicating DataDriver can send data.
- **i\_EOC** is the EOC input bit from MasterDriver to indicate end of conversion. This tells DataDriver to send data to ADC. **(Only in ADC mode)**

# Outputs

- **o\_dataValid** indicates when MasterDriver is ready to receive data.
- **O\_DATA** is the 1-byte input for SPIMaster.

# Clock\_Divider



Figure 5 Clock\_Divider Diagram

#### Inputs

- **clock\_in** is the clock input port.
- **enable** is the port to enable dividing the clock for ADC. Connected to mode pin on DataDriver. When high, ADC mode is on.

#### Outputs

• **clock\_out** is the clock output port.