ANDI MEDEDOVIC

Roseville, CA · andimededovic@gmail.com · LinkedIn · andimeded.github.io · (916) 860-9984

Experience

- **Solidigm** — Rancho Cordova, CA
  NAND Product Development Engineering Intern — *Jun 2026 – Sep 2026*
  - Developed a ready/busy timing (tR) characterization test for the NAND Read Unique ID command on Advantest T5835 ATE in C++, modeled on the power-on reset (tPOR) and ZQ calibration tests.
  - Root-caused two bring-up bugs: replaced a poll that returned a raw status word instead of a timing value, and tuned poll resolution and window to prevent a tester memory overflow.
  - Measured DQS and CE# timing driven by the T5835 with a Tektronix oscilloscope and compared it against ATE readings for post-silicon validation.
  - Ported data patterns from a legacy C codebase to a new C++ characterization program, updated a Python GUI for test setup on Linux (CentOS), and hosted code reviews before each merge (Git, Bitbucket, Jira).
- **USAHomeBids** — Carmichael, CA
  Software Engineering Intern — *Jun 2022 – Feb 2023*
  - Tested bidding and listing workflows in new web application components and documented reproducible defects in Jira; set up outbound IVR calls that led 40% of agents called to sign up.

Projects

- **STM32 Fire Detection System** — Embedded C, ARM Cortex-M4
  Intro to Microprocessors (EEE 174), Final Project — *Summer 2026*
  - Developed embedded C firmware on an STM32 Nucleo-F303K8 using the STM32 HAL, initializing the clock tree (HSI system clock, PLL for the ADC), GPIO, 12-bit ADC, TIM1, and USART2 to run a sensor-based alarm state machine.
  - Wrote a single-wire DHT11 driver using TIM1 microsecond timing to decode a 40-bit frame with checksum and timeout; debugged ADC channel interference and a 4 V output over the 3.3 V ADC limit.
- **FPGA Digital Design Labs** — Verilog, Intel Quartus Prime
  Intro to Logic Design (EEE 64), Course Labs — *Spring 2025*
  - Designed Mealy and Moore FSMs, sequence detectors, adders, comparators, and shift registers in Verilog.
  - Wrote testbenches, verified each design in RTL simulation, and validated it on an Intel MAX 10 FPGA.

Education

- **California State University, Sacramento** — Sacramento, CA
  B.S. in Electrical and Electronics Engineering — *Expected May 2027*
  - GPA: 3.5 · Dean's Honor List

Leadership & Honors

- **IEEE Student Chapter, Sacramento State** — Sacramento, CA
  Vice President — *Jun 2026 – Present*
  Professional Development Planner — *Sep 2025 – Jun 2026*
  - Coordinated speakers and events with several industry organizations, including AMD, Intel, and TSMC.
- **IEEE Eta Kappa Nu (IEEE-HKN), Nu Upsilon Chapter** — Sacramento, CA
  Founding Member & Former Vice President — *Spring 2026*
  - Helped establish Sacramento State's IEEE-HKN chapter as one of 11 founding inductees in March 2026.

Technical Skills

- **Embedded & Test**: C, C++, Verilog, ARM Cortex-M4 (STM32 HAL), RTL simulation, MAX 10 FPGA, T5835 ATE, oscilloscopes
- **Programming & Tools**: Python, MATLAB, Git, Bitbucket, Jira, Linux (CentOS), Quartus Prime, Questa/ModelSim, Multisim, PSpice, VSCode