Univerzitet u Nišu Elektronski fakultet Katedra za Računarstvo

## Arhitektura i organizacija računara

VHDL opis kompleksinijih primera sa časova računskih vežbi

U ovom dokumentu dati su opisi dela primera sa časova računskih vežbi.

Materijal je namenjen za lakše praćenje računskih vežbi i potrebno ga je poneti na nastavu u obliku da po njemu može da se beleži.

Materijal nije namenjen za samostalno izučavanje predmetne materije. Kolekcija primera je delimična i ne sadrži sve primere sa časova, teoretsku podlogu, objašnjenja, komentare, crteže, alternative i diskusiju rešenja, a može da sadrži namerne (i/ili nenamerne) greške. Svi ovi dodatni elementi će biti dati na časovima računskih vežbi i samo uz njih se može dobiti potpun materijal pogodan za učenje.

- Deo 3 -

## Primer 17. Sistem sa memorijom i aritmetikom

Koristi kola iz primera 9, 10, 14, 15,

```
001 --Upravljacka logika
002 LIBRARY IEEE;
003 USE IEEE.STD_LOGIC_1164.ALL;
004 USE ieee.std_logic_arith.ALL;
005
006 ENTITY Kontrola IS
007    PORT ( clk, WE, reset : IN STD_LOGIC;
        addr : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
009        rstAddr: OUT std_logic;
010        upis1 : OUT STD_LOGIC;
011        upis2 : OUT STD_LOGIC;
012 END Kontrola;
013
014 ARCHITECTURE stateMachine OF Kontrola IS
```

```
TYPE states IS (sWrite, sRead1, sRead2, sStart);
      SIGNAL current state, next state: states;
016
017
      SIGNAL upis1 async, upis2 async: STD LOGIC;
018 BEGIN
019
     stateChange: PROCESS (reset, clk)
020 BEGIN
021
            IF (reset='1') THEN
                  current state <= sStart;</pre>
023
            ELSIF (clk'EVENT AND clk='1') THEN
024
                   upis1<=upis1 async;
025
                   upis2<=upis2 async;
026
                   current state <= next state;</pre>
027
            END IF;
028
    END PROCESS;
029
      OutputAndStateCalculation: PROCESS (WE, addr, current state)
      BEGIN
031
            CASE current state IS
032
                   WHEN sStart =>
033
                         rstAddr<='1';
034
                         upis1 async<='0';
035
                         upis2 async<='0';
036
                         IF (WE='1') THEN
037
                               next state <= sWrite;
                         ELSIF (WE='0') THEN
038
039
                               next state <= sRead1;</pre>
040
                         END IF;
041
                   WHEN sWrite =>
042
                         rstAddr<='0';
043
                         IF (WE='1') THEN
044
                               next state <= sWrite;
045
                         ELSIF (WE='0') THEN
046
                                next state <= sStart;</pre>
047
                         END IF;
048
                   WHEN sRead1 =>
049
                         rstAddr<='0';
050
                         upis1 async <= '1';
051
                         upis2 async <='0';
052
                         IF (WE='0') THEN
053
                               next state <= sRead2;</pre>
054
                         ELSIF (WE='1') THEN
055
                               next state <= sStart;</pre>
056
                         END IF;
057
                   WHEN sRead2 =>
058
                         upis1 async <= '0';
059
                         upis2 async <='1';
060
                         IF (WE='0') THEN
061
                               next state <= sRead1;</pre>
062
                         ELSIF (WE='1') THEN
063
                                next state <= sStart;</pre>
064
                         END IF;
            END CASE;
    END PROCESS;
067 END ARCHITECTURE stateMachine;
068
069 -- top level
070 LIBRARY IEEE;
071 USE IEEE.STD LOGIC 1164.ALL;
```

```
072 USE ieee.numeric std.ALL;
073
074 ENTITY sistem IS
075 PORT (clk, WE, reset : IN std logic;
076
            din : IN std logic vector(7 DOWNTO 0);
077
            dout : OUT STD LOGIC VECTOR (8 DOWNTO 0)
078
    );
079 END ENTITY sistem;
080 ARCHITECTURE structural OF sistem IS
     SIGNAL addr, data int, operand1, operand2 : STD LOGIC VECTOR (7 DOWNTO
0);
082
    SIGNAL addrInt: integer RANGE 0 TO 255;
083 SIGNAL rstAddr, upis1, upis2 : STD LOGIC;
084
085 BEGIN
086 cu: ENTITY work.Kontrola(stateMachine)
087
            PORT MAP (
088
                  clk=>clk, WE=>WE, reset=>reset,
089
                  addr => addr,
090
                  rstAddr=>rstAddr,
091
                  upis1=> upis1, upis2 => upis2
092
            );
093
094
    cnt: ENTITY work.counter8 (counter8 arch)
            PORT MAP (
095
096
                  clk=>clk, reset=>rstAddr,
097
                  ce=>'1', load=>'0', dir=>'1',
098
      din=>0,
099
        count=>addrInt);
100
101
    addr<=std logic vector(to unsigned(addrInt, 8));</pre>
102
103 mem: ENTITY work. Memorija (Behavioral)
104
            PORT MAP ( WE =>WE, clk => clk, addr => addr,
105
                  data =>din, Q =>data int
106
            );
107
108
    buff1: ENTITY work.register tristate(cell level)
109
            GENERIC MAP (width=>8)
110
            PORT MAP (clock=>upis1,
111
                  out enable=>'1',
112
                  data in=>data int,
113
                  data out=>operand1
114
            );
115
buff2: ENTITY work.register tristate(cell level)
117
            GENERIC MAP(width=>8)
118
            PORT MAP (clock=>upis2,
119
                  out enable=>'1',
120
                  data in=>data int,
121
                  data out=>operand2
122
            );
123
sabirac: ENTITY work.carry ripple adder (w generate)
125
            GENERIC MAP (n=>8)
126
            PORT MAP ( a=>operand1, b=>operand2, cin=>'0',
127
                  s=> dout(7 DOWNTO 0),
```