

μPD7755/56/P56/57/58 ADPCM Speech Processors

Description

The μ PD775x speech processors utilize adaptive differential pulse-code modulation (ADPCM) to produce high-quality, natural-sounding speech. The μ PD775x family includes four types with a built-in ROM and one with a one-time programmable (OTP) ROM.

| ROM | OTP ROM |
|---------|-------------|
| μPD7755 | |
| μPD7756 | μPD77P56 |
| μPD7757 | |
| μPD7758 | _ |

Note: Unless excluded by context, μPD775x means all types listed above; μPD7756 includes μPD7756. The μPD7759, which uses external ROM, is also considered part of the μPD775x family but is covered in a separate data sheet.

By combining melody mode, ADPCM, and pause compression, the μ PD775x achieves a compressed bit rate that can reproduce sound effects and melodies in addition to speech. A built-in speech data ROM allows reproduction of messages up to 4 seconds (μ PD7755), 12 seconds (μ PD7756), 24 seconds (μ PD7758).

A wide range of operating voltages, a compact package, and a standby function permit applications of the μ PD775x in a variety of speech output systems, including battery-driven systems.

Features

- High-quality speech reproduction using ADPCM
- Low bit rates (10 to 32 kb/s) using a combination of ADPCM and pause compression
- Bit rates to less than 1 kb/s for sound effects, melodies, and tones (DTMF) using melody mode
- D/A converter with 9-bit resolution and unipolar current waveform output
- □ Built-in speech data ROM
 - —μPD7755: 96K bits
 - -- μPD7756/P56: 256K bits
 - --μPD7757: 512K bits
 - —μPD7758: 1M bits
- Sampling frequency: 5, 6, or 8 kHz
- Standby function
- □ Typical standby current: 1 μ A (V_{DD} = 3 V)


- Circuit to eliminate popcorn noise when entering or releasing standby mode
- Wide operating voltage range: 2.7 to 5.5 V
- CMOS technology
- □ 18- and 20-pin plastic DIP
- 24-pin plastic SOP

Ordering Information

| Part Number | Package | ROM (bits) |
|-------------|--------------------------------------|------------|
| μPD7755C | 18-pin plastic DIP (A, C outline) | 96K |
| 55G | 24-pin plastic SOP | - |
| μPD7756C | 18-pin plastic DIP (A, C outline) | 256K |
| 56G | 24-pin plastic SOP | = |
| μPD77P56CR | 20-pin plastic DIP | 256K (OTP) |
| P56G | 24-pin plastic SOP | = |
| μPD7757C | 18-pin plastic DIP (SA outline) | 512K |
| 57G | 24-pin plastic SOP | = |
| μPD7758C | 18-pin plastic DIP (SA outline) | 1M |
| 58G | 24-pin plastic SOP | = |

Pin Configurations

18-Pin Plastic DIP




HIF D

µPD7755/56/P56/57/58


NEC

Pin Configurations (cont)

20-Pin Plastic DIP



24-Pin Plastic SOP



Pin Identification

| Symbol | Name |
|-----------------------------------|--|
| AVO | Analog voice output |
| BUSY | Busy output |
| CS | Chip select input |
| D ₀ - D ₇ | PROM I/O data bus |
| 10 - 17 | Message select code input |
| MD ₀ - MD ₃ | Operation mode selection input from PROM |
| REF | D/A converter reference current input |
| RESET | Reset input |
| ST | Start input |
| X1, X2 | Ceramic resonator clock terminals |
| V _{DD} | +5 V power |
| V _{PP} | + 12.5 V PROM voltage application |
| GND | Ground |
| NC | No connection |

PIN FUNCTIONS

AVO (Analog Voice Output)

AVO outputs speech from the D/A converter. This is a unipolar sink-load current. No current flows in standby mode.

BUSY (Busy)

 $\overline{\text{BUSY}}$ outputs the status of the μPD775x . It goes low during speech decode and output operations. When $\overline{\text{ST}}$ is received, $\overline{\text{BUSY}}$ goes low. While $\overline{\text{BUSY}}$ is low, another $\overline{\text{ST}}$ will not be accepted. In standby mode, $\overline{\text{BUSY}}$ becomes high impedance. This is an active low output.

CS (Chip Select)

When the CS input goes low, ST is enabled.

Do - D7 (Data Bus)

Eight-bit input/output data bus from PROM when programming and verifying data.

In - I7 (Message Select Code)

 l_0 - l_7 input the message number of the message to be decoded. The inputs are latched at the rising edge of the \overline{ST} input. Unused pins should be grounded. In standby mode, these pins should be set high or low. If they are biased at or near typical CMOS switch input, they will drain excess current.

MD₀ - MD₃ (Mode Select Input)

Operation mode selection inputs from PROM when programming and verifying data.

REF (D/A Converter Reference Current)

REF inputs the sink-load current that controls the D/A converter output. REF should be connected to V_{DD} via a resistor. In standby mode, REF becomes high impedance.

RESET (Reset)

The RESET input initialized the chip. Use RESET following power-up to abort speech reproduction or to release standby mode. RESET must remain low at least 12 oscillator clocks. At power-up or when recovering from standby mode, RESET must remain low at least 12 more clocks after clock oscillation stabilizes.

ST (Start)

Setting the ST input low while CS is low will start speech reproduction of the message in the speech ROM locations addressed by the contents of In - Iz. If the device is in standby mode, standby mode will be released.

X1, X2 (Clock)

Pins X1 and X2 should be connected to a 640 kHz ceramic resonator. In standby mode, X1 goes low and X2 goes high.

V_{DD} (Power)

+5-V power supply.

V_{PP} (PROM Power)

+ 12.5-V high-voltage application pin for programming and verifying data to PROM.

GND (Ground)

Ground.

NC (No Connection)

These pins are not connected.

μPD775x Block Diagram ST Oscillato Message X2 Speech **PROM Control** 10-17/(D0-D7) Select Input Data Memory uPD77P56 Latch Circuit **VDD** GND REF/(MD₂) CS/(MD3) System ADPCM D/A RESET/(MDI) - AVO Converter Decoder BUSY/(MDo) Note: () = Additions for the µPD77P58

OPERATION

The μ PD775x can operate with a V_{DD} supply voltage in the 2.7- to 5.5-V range. An external 640-kHz ceramic resonator connected to pins X1 and X2 drives the internal clock oscillator. Initialization is performed by holding the RESET pin low for at least 12 oscillator clock cycles.

When the μ PD775x has been idle (that is, when \overline{CS} , \overline{ST} , or RESET have not been asserted) for more than 3 seconds, the µPD775x goes to a standby mode. It will automatically release from standby mode when CS and ST are asserted again or when RESET is asserted.

A μPD775x can store 256 different messages and up to 4 (µPD7755), 12 (µPD7756), 24 (µPD7757), or 48 (µPD7758) seconds of speech. The message selection at pins Io - I7 is latched at the rising edge of ST when CS is asserted. BUSY goes low until the selected audio speech output is completed. While BUSY is low, a new ST will not be accepted.

The internal D/A converter has 9-bit resolution and unipolar current output. Current can be controlled by the voltage applied at the REF pin.

49NR-49AF

-65 to +125°C

uPD7755/56/P56/57/58

ELECTRICAL SPECIFICATIONS

This section describes the electrical specifications for the μ PD775x family of processors. The μ PD77P56 electrical specifications in PROM operation mode are described in the later PROM electrical specifications section.

Capacitance

TA = 25°C

| Parameter | Symbol | Min | Тур | Max | Unit | Conditions |
|--------------------|--------|-----|-----|-----|------|------------|
| Input capacitance | CI | | | 10 | рF | fc = 1 MHz |
| Output capacitance | Co | | | 20 | рF | |

Absolute Maximum Ratings

 $T_{\Delta} = 25^{\circ}C$

77P56

| Supply voltage, V _{DD} | -0.3 to +7.0 V |
|---|---------------------------------|
| Input voltage, V _I | -0.3 to V _{DD} + 0.3 V |
| Output voltage, V _O | -0.3 to V _{DD} + 0.3 V |
| PROM power voltage, V _{PP} | -0.3 to +13.5 V |
| PROM output current, I _O (AVO pin only) | 50 mA |
| Operating temperature, T _{OPT} 7755/56/57/58 77P56 | −10 to +70°C −40 to +85°C |
| Storage temperature, T _{STG} | -40 to +125°C |

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

Recommended Operating Conditions

| Parameter | Symbol | Min | Тур | Max | Unit | Conditions |
|--------------------------|------------------|------|-----|------|------|--|
| Operating temperature | ^t OPT | | | | | Ambient temperature |
| 7755/56/57/58 | | -10 | | +70 | °C | |
| 77P56 | | -40 | | +85 | °C | |
| Power voltage | V _{DD} | 2.7 | | 5.5 | ٧ | Operation |
| | | 5.75 | | 6.25 | ٧ | PROM Programming |
| PROM programming voltage | V _{PP} | 2.7 | | 5.5 | ٧ | Operation |
| | | 12.2 | | 12.8 | ٧ | PROM programming |
| RESET pulse width | t _{RST} | 18.5 | | | μs | |
| ST set-up time | t _{RS} | 12.5 | | | με | From RESET † |
| ST pulse width | t _{CC1} | 2 | | | με | $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$ |
| | t _{CC2} | 350 | | | ns | $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ |
| Data set time | t _{DW1} | 2 | | | με | $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$ |
| | t _{DW2} | 350 | | | ns | $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ |
| Data hold time | t _{WD} | 0 | | | ns | |
| CS set-up time | tcs | 0 | | | ns | |
| CS hold time | tsc | 0 | | | ns | |
| CLK frequency | fosc | 630 | 640 | 650 | kHz | |

Note: Voltage at AC timing measuring point: $V_{IL} = V_{OL} = 0.3 V_{DD}$ and $V_{IH} = V_{OH} = 0.7 V_{DD}$

DC Characteristics

 $T_A = -10 \text{ to } +70^{\circ}\text{C}; T_A = -40 \text{ to } +85^{\circ}\text{C } (\mu\text{PD77P56}); V_{DD} = 2.7 \text{ to } 5.5 \text{ V}; f_{OSC} = 640 \text{ kHz}$

| Parameter | Symbol | Min | Тур | Max | Unit | Conditions |
|---------------------|------------------|-----------------------|-----|---------------------|------|--|
| Input voltage high | V _{IH} | 0.7 V _{DD} | | V _{DD} | V | Applies to I ₀ - I ₇ , ST, CS, RESET |
| Input voltage low | V _{IL} | 0 | | 0.3 V _{DD} | ν | Applies to I ₀ - I ₇ , ST, CS, RESET |
| Output voltage high | V _{OH} | V _{DD} – 0.5 | | ٧ _{DD} | ٧ | Applies to \overline{BUSY} , $I_{OH} = -100 \mu\text{A}$ |
| Output voltage low | V _{OL1} | | - | 0.4 | ٧ | Applies to $\overline{\text{BUSY}}$, $V_{DD} = 5 \text{ V } \pm 10\%$, $I_{OL} = 1.6$ mA |
| | V _{QL2} | 0 | | 0.5 | ٧ | Applies to BUSY, I _{OL} = -200 μA |



DC Characteristics (cont)

| Parameter | Symbol | Min | Тур | Max | Unit | Conditions |
|---|-------------------|-----|-----|------|------|---|
| Input leakage current | lu | | | 3 | μΑ | Applies to $I_0 - I_7$, \overline{ST} , REF, \overline{CS} ; $V_1 = 0$ to V_{DD} |
| Output leakage current | lo | · | | 3 | μΑ | Applies to \overline{BUSY} ; $V_O = 0$ to V_{DD} in standby mode |
| Supply current | I _{DD1} | | 0.8 | 2 | mA | V _{DD} = 2.7 to 5.5 V |
| | I _{DD2} | | 1 | 20 | μA | V _{DD} = 2.7 to 5.5 V in standby mode |
| | I _{DD3} | | 250 | 600 | μΑ | V _{DD} = 2.7 to 3.3 V |
| | I _{DD4} | | 1 | 10 | μΑ | V _{DD} = 2.7 to 3.3 V in standby mode |
| | Ірр | | 1 | 20 | μА | $V_{PP} = V_{DD}$ |
| Reference input high current | I _{REF1} | 140 | 250 | 440 | μА | $V_{DD} = 2.7 \text{ V}, R_{REF} = 0 \Omega$ |
| area (figure 1) | I _{REF2} | 500 | 760 | 1200 | μА | V _{DD} = 5.5 V, R _{REF} = 0 Ω |
| Reference input low | I _{REF3} | 21 | 30 | 39 | μА | $V_{DD} = 2.7 \text{ V}, R_{REF} = 50 \text{ k}\Omega$ |
| current area (figure 1) | I _{REF4} | 68 | 78 | 88 | μΑ | $V_{DD} = 5.5 \text{ V}, R_{REF} = 50 \text{ k}\Omega$ |
| D/A converter output current (figure 1) | ^l avo | 32 | 34 | 36 | IREF | V _{DD} = 2.7 to 5.5 V, V _{AVO} = 2.0 V, D/A input = 1FFH |
| D/A converter output leakage current | ILA | | | ±5 | μΑ | V _{AVO} = 0 to V _{DD} in standby mode |

AC Characteristics

 $T_A = -10 \text{ to } +70^{\circ}\text{C}; T_A = -40 \text{ to } +85^{\circ}\text{C } (\mu\text{PD77P56}); V_{DD} = 2.7 \text{ to } 5.5 \text{ V}; f_{OSC} = 640 \text{ kHz}$

| Parameter | Symbol | Min | Тур | Max | Unit | Conditions |
|--------------------------------------|------------------|-----|------|-----|------|--|
| BUSY output time (from ST and/or CS) | tsBO | | 6.25 | 10 | μs | Operation mode |
| | tsss | | 4 | 80 | ms | Standby mode, including oscillation start time |
| BUSY set time | t _{SB} | | 6.25 | 10 | μş | Standby mode |
| Speech output start time | tsso | | 2.1 | 2.2 | ms | Operation mode (from BUSY) |
| | tsss | | 2.1 | 2.2 | ms | Standby mode |
| D/A converter set-up time | t _{DA} | | 46.5 | 47 | ms | Entering/releasing standby mode |
| BUSY delay time | t _{BD} | | | 15 | μs | From end of speech output |
| BUSY output stop time | t _{RB} | | | 9.5 | μs | For RESET ↓ |
| Standby transition time | t _{STB} | | 2.9 | 3 | 5 | From end of speech output |

Figure 1. Measuring Diagram for I_{REF} and I_{AVO}






Figure 2. External Oscillator






Timing Waveforms


AC Waveform Measurement Points




Standby Mode



Reset Mode




Operating Mode (ST Input Pulse Mode)





Operating Mode (ST Input Hold Low Mode)



USING ONE-TIME PROGRAMMABLE ROM

The µPD77P56 speech processor features a 256K-bit one-time programmable (OTP) ROM. This section describes the PROM initialization procedure, the PROM operation modes, the PROM programming procedure, and the data readout verification procedure.

Initialization

Before programming the PROM, the PROM address 0 clear mode must be set to prevent erroneous programming: set the MD₀ - MD₃ pins to high, low, high, low, respectively. The PROM address 0 clear specifications are also shown in the PROM Operation Modes table.

Permanent data used for the LSI is stored in the system area of the memory from 0001H to 0004H. This data is 5AH, A5H, 69H, and 55H. Blank check the memory at 0000H and from 0005H to the end address. Program the memory from 0000H to the end address.

PROM Operation Modes

To enter the PROM operation modes, connect +6 V to V_{DD} and +12.5 V to V_{PP} and set the \overline{ST} pin to low level. Also set AVO and X₂ pins open and X₁ to low level. There are four PROM operation modes. The PROM Operation Modes table identifies and decribes these four modes.

PROM Operation Modes

| | | Operation Mode Specifications | | | | | | |
|----------------------|--|-------------------------------|-----------------|-----------------|-----------------|--|--|--|
| Operation Mode | Description | MDo | MD ₁ | MD ₂ | MD ₃ | | | |
| PROM address 0 clear | This mode sets the PROM address to 0, even if set while switching between modes. Setting this mode out of sequence may result in erroneous changes to data. | High | Low | High | Low | | | |
| Program mode | This mode programs speech data to PROM with data on $\mbox{\rm D}_0$ - $\mbox{\rm D}_7.$ | Low | High | High | High | | | |
| Verify mode | This mode checks the speech data stored in PROM. The data can be verified by reading D_0 - D_7 . | Low | Low | High | High | | | |
| Inhibit mode | This precautionary mode can be used while switching between modes. This mode can be passed through to avoid an accidental setting of the program address 0 clear mode. | High | High or Low | High | High | | | |



PROM Programming Procedure

This procedure describes how to program the PROM. Data can be programmed into PROM at two timing speeds, low or high. The procedure for both speeds is the same, except that at low speed data is programmed for 1 millisecond and at high speed data is programmed for 250 microseconds. The PROM timing waveforms section has diagrams that illustrate lowand high-speed timing. See figure 3 for a flow-chart diagram of the PROM programming procedure. The procedure is as follows:

- Set ST pin to low level, AVO and X2 pins to open, and X1 to low level.
- (2) Apply +5 V to V_{DD} and to V_{PP} .
- (3) Wait 10 us.
- (4) Set PROM address 0 clear mode.
- (5) Apply +6 V to V_{DD} and +12.5 V to V_{PP}
- (6) Set program inhibit mode.
- (7) Program data in 1 ms (low speed) or 250 μs (high speed) of program mode.
- (8) Set inhibit mode.
- (9) Set verify mode: If data has been programmed, go to step 10, if data has not been programmed, repeat steps 7 to 9.
- (10) For low-speed, additional programming: X x 1 ms, where X is equal to the number of times data has been programmed in steps 7 to 9.
- (11) Set inhibit mode.
- (12) Increment an address by applying a pulse to X1 pin four times.
- (13) Repeat steps 7 to 9 up to the final address.
- (14) Set PROM address 0 clear mode.
- (15) Change voltages V_{DD} and V_{PP} to +5 V.
- (16) Turn the power off.

Notes:

- (1) Avoid setting the PROM address 0 clear mode when moving to
- (2) This high-speed programming procedure is different from that of μPD27C256A.

PROM Data Readout Procedure


The programmed processor can read out data from the PROM. The PROM timing waveforms section has a diagram that illustrates the data readout timing. To verify the data, use the following procedure:

- Set ST pin to low level, AVO and X2 pins to open, and X1 to low level.
- (2) Apply +5 V to VDD and to VPP.
- (3) Wait 10 μs.
- (4) Set PROM address 0 clear mode.
- (5) Apply +6 V to V_{DD} and +12.5 V to V_{PP} .
- (6) Set inhibit mode.
- (7) Set verify mode: Read data for one address on D₀
 D₇; then apply four clock pulses to the X1 pin.
 Repeat for each address up to the end address.
- (8) Set inhibit mode.
- (9) Set PROM address 0 clear mode.
- (10) Change voltages VDD and VPP to +5 V.
- (11) Turn the power off.

Note: Avoid setting the PROM address 0 clear mode when moving to another mode.



Figure 3. PROM Programming Flow Chart





PROM ELECTRICAL SPECIFICATIONS

This section lists the electrical specifications of the μ PD77P56 while in PROM operation modes.

DC Characteristics

 $T_A = 25 \pm 5^{\circ}C; V_{DD} = 6 \pm 0.25 V; V_{PP} = 12.5 \pm 0.3 V$

| Parameter | Symbol | Min | Тур | Max | Unit | Conditions |
|-------------------------------|------------------|------|-----|-----|------|--|
| Input voltage high | V _{IH1} | 4.2 | | 6 | ٧ | D ₀ - D ₇ , MD ₀ , MD ₁ , MD ₃ , ST, X1 |
| | V _{IH2} | 2.5 | | 6 | ٧ | MD ₂ |
| Input voltage low | V _{IL1} | 0 | | 1.8 | ٧ | D ₀ - D ₇ , MD ₀ , MD ₁ , MD ₃ , ST, X1 |
| | V _{IL2} | 0 | | 0.5 | ٧ | MD_2 |
| Output voltage high | V _{OH} | 5.5 | | | ٧ | $D_0 - D_7$, $I_{OH} = -1$ mA |
| Output voltage low | V _{OL} | | | 0.5 | ٧ | $D_0 - D_7$, $I_{OL} = +1 \text{ mA}$ |
| Input leakage current | l _L ı | | | 3 | μΑ | D_0 - D_7 , MD_0 , MD_1 , MD_3 , \overline{ST} , $V_{IN} = 0$ to V_{DD} |
| Clock input current | l _{IH1} | 3 | | 20 | μΑ | $X1, V_{IN} = V_{DD}$ |
| | l _{IL1} | 3 | | 20 | μΑ | $X1, V_{IN} = 0 V$ |
| MD ₂ input current | I _{IH2} | 0.5 | | 1.4 | mA | MD_2 , $V_{IN} = V_{DD}$ |
| | | 0.12 | | 0.4 | mA | MD_2 , $V_{IN} = 2.5 V$ |
| | I _{IL2} | | | 3 | μΑ | MD_2 , $V_{IN} = 0 V$ |
| Supply current | I _{DD} | | | 2 | mA | |
| | lpp | | | 10 | mA | _ |

AC Characteristics

 $T_A = 25 \pm 5^{\circ}C; V_{DD} = 6 \pm 0.25 V; V_{PP} = 12.5 \pm 0.3 V$

| Parameter | Symbol | Min | Тур | Max | Unit | Conditions |
|---|------------------|-----|-----|-----|------|---|
| Address setup time (for MD ₀ ↓) | t _{AS} | 2 | | | μs | |
| MD ₁ setup time (for MD ₀ ↓) | t _{M1S} | 2 | | | με | |
| Data setup time (for MD ₀ 4) | t _{DS} | 2 | | | με | |
| Address hold time (for MD ₀ †) | ^t AH | 2 | | | με | |
| Data hold time (for MD ₀ †) | t _{DH} | 2 | | | μs | |
| MD ₀ † to data output float delay time | t _{DF} | 0 | | 130 | ns | |
| V _{PP} setup time (for MD ₃ ↑) | tvps | 2 | | | μs | |
| V _{DD} setup time (for MD ₃ ↑) | t _{VDS} | 2 | | | μs | |
| Initial program pulse width | t _{PW} | 0.9 | 1 | 1.1 | ms | Low-speed programming |
| | | 240 | 250 | 260 | μs | High-speed programming |
| MD ₀ setup time (for MD ₁ †) | t _{MOS} | 2 | | | μs | |
| MD ₀ ↓ to data output delay time | t _{DV} | | | 1 | με | $MD_0 = MD_1 = V_{IL}$ |
| MD ₁ hold time (for MD ₀ †) | t _{M1H} | 2 | | | μs | t _{M1H} + t _{M1R} ≥ 50 μs |
| MD ₁ recovery time (for MD ₀ ↓) | t _{M1R} | 2 | | | με | • |
| Program counter reset time | ^t PCR | 10 | | | με | |
| X1 input high-and low-level widths | tXH, tXL | 1 | | | με | |
| X1 input frequency | f _X | | | 1 | MHz | |
| Initial mode-setting time | tı | 2 | | | μs | |


AC Characteristics (cont)

| Parameter | Symbol | Min | Тур | Max | Unit | Conditions |
|--|-------------------|-----|-----|-----|------|------------------------|
| MD ₃ setup time (for MD ₁ f) | t _{M3\$} | 2 | | | μs | |
| MD ₃ hold time (for MD ₁ ↓) | ^t мзн | 2 | | | μs | |
| MD ₃ setup time (for MD ₀ I) | t _{M3SR} | 2 | | | μs | Program memory readout |
| Address to data output delay time | t _{DAD} | 2 | | | μs | - |
| Address to data output hold time | t _{HAD} | 0 | | 130 | ns | |
| MD ₃ hold time (for MD ₀ f) | t _{M3HR} | 2 | | | με | - |
| MD ₃ ↓ to data output float delay time | t _{DFR} | 2 | | | μş | - |
| MD ₀ hold time (for MD ₂ †) | t _{MOHS} | 2 | | | με | |
| MD ₂ † to data output delay time | tops | 2 | | | μs | |
| MD ₂ hold time (for MD ₀ ↓) | t _{MOSS} | 2 | ., | | μs | |




PROM Timing Waveforms

Low-Speed Data Programming Timing



4b

High-Speed Data Programming Timing





Data Readout Timing - tvps ۷рр V_{DD} - tvps $V_{DD} + 1$ V_{DD} v_{DD} . х1. Data output Data output Do-D7 toF ^tM3HR - tı MD₀ **tPCR** MD₂ ←¹мзsr-> MD₃ inhibit PROM Verify PROM Inhibit Verify Repeat steps address Address Address address (2) (3) increment Increment 3 & 4 to end 0 clear 0 clear

(4)

address

83FM-8030B

(1)