



# Arora V Analog to Digital Converter (ADC)

## User Guide

UG299-1.0.2E, 12/08/2023

**Copyright © 2023 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.**

**GOWIN** is a trademark of Guangdong Gowin Semiconductor Corporation and is registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders. No part of this document may be reproduced or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

#### **Disclaimer**

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

**Revision History**

| Date       | Version | Description                                                 |
|------------|---------|-------------------------------------------------------------|
| 05/08/2023 | 1.0E    | Initial version published.                                  |
| 07/31/2023 | 1.0.1E  | The description of “2.3.1 ADC Conversion Timing” optimized. |
| 12/08/2023 | 1.0.2E  | ADC parameter descriptions updated.                         |

# Contents

|                                                  |            |
|--------------------------------------------------|------------|
| <b>Contents .....</b>                            | <b>iv</b>  |
| <b>List of Figures .....</b>                     | <b>vi</b>  |
| <b>List of Tables .....</b>                      | <b>vii</b> |
| <b>1 About This Guide .....</b>                  | <b>1</b>   |
| 1.1 Purpose .....                                | 1          |
| 1.2 Related Documents .....                      | 1          |
| 1.3 Terminology and Abbreviations.....           | 1          |
| 1.4 Support and Feedback .....                   | 2          |
| <b>2 Overview .....</b>                          | <b>3</b>   |
| 2.1 Features.....                                | 3          |
| 2.2 Functional Description .....                 | 4          |
| 2.2.1 Overview .....                             | 4          |
| 2.2.2 Architecture .....                         | 4          |
| 2.3 ADC Characteristics.....                     | 7          |
| 2.3.1 ADC Conversion Timing .....                | 7          |
| 2.3.2 Electrical Characteristic Parameters ..... | 8          |
| <b>3 ADC .....</b>                               | <b>10</b>  |
| 3.1 ADC.....                                     | 10         |
| 3.1.1 Devices Supported .....                    | 10         |
| 3.1.2 Port Diagram.....                          | 11         |
| 3.1.3 Port Description .....                     | 11         |
| 3.1.4 Parameter Description .....                | 12         |
| 3.1.5 ADC Instantiation .....                    | 13         |
| 3.2 ADC.....                                     | 15         |
| 3.2.1 Devices Supported .....                    | 15         |

|                                                           |           |
|-----------------------------------------------------------|-----------|
| 3.2.2 Port Diagram.....                                   | 15        |
| 3.2.3 Port Description .....                              | 15        |
| 3.2.4 Parameter Description .....                         | 17        |
| 3.2.5 ADC Instantiation (Take ADCULC as an Example) ..... | 20        |
| <b>4 ADC Configuration and Call .....</b>                 | <b>22</b> |
| 4.1 ADC Configuration .....                               | 22        |
| 4.2 Generation Files .....                                | 23        |

# List of Figures

|                                                                                |    |
|--------------------------------------------------------------------------------|----|
| Figure 2-1 GW5A-25 ADC Structure Diagram .....                                 | 4  |
| Figure 2-2 GW5A-138/GW5AT-138/GW5AT-70 /GW5AST-138 ADC Structure Diagram ..... | 6  |
| Figure 2-3 ADC Conversion Timing .....                                         | 7  |
| Figure 3-1 ADC Port Diagram .....                                              | 11 |
| Figure 3-2 ADC Port Diagram .....                                              | 15 |
| Figure 4-1 ADC Configuration .....                                             | 22 |

# List of Tables

|                                               |    |
|-----------------------------------------------|----|
| Table 1-1 Terminology and Abbreviations ..... | 2  |
| Table 2-1 ADC Timing Parameters.....          | 8  |
| Table 2-2 ADC Electrical Parameters.....      | 8  |
| Table 3-1 Terminology and Abbreviations ..... | 10 |
| Table 3-1 ADC Port Description .....          | 11 |
| Table 3-2 ADC GUI Parameters.....             | 12 |
| Table 3-1 Terminology and Abbreviations ..... | 15 |
| Table 3-3 ADCULC Port Description .....       | 15 |
| Table 3-4 ADCLRC Port Description .....       | 16 |
| Table 3-5 ADCULC GUI Parameters.....          | 17 |
| Table 3-6 ADCLRC GUI Parameters.....          | 19 |

# 1 About This Guide

## 1.1 Purpose

Arora V Analog to Digital Converter (ADC) User Guide is to help you quickly learn the features and usage of Arora V ADC by introducing to the functions, ports, configuration, etc.

## 1.2 Related Documents

The latest user guides are available on the GOWINSEMI website. You can find the related documents at [www.gowinsemi.com](http://www.gowinsemi.com):

- [DS981E](#), GW5AT series of FPGA Products Data Sheet
- [DS1103E](#), GW5A series of FPGA Products Data Sheet
- [DS1104E](#), GW5AST series of FPGA Products Data Sheet
- [DS1108E](#), GW5AR series of FPGA Products Data Sheet
- [DS1115E](#), GW5AS-25 Data Sheet
- [DS1114E](#), GW5AS-138 Data Sheet
- [SUG100](#), Gowin Software User Guide

## 1.3 Terminology and Abbreviations

The terminology and abbreviations used in this manual are as shown in Table 1-1.



**Table 1-1 Terminology and Abbreviations**

| Terminology and Abbreviations | Full Name                       |
|-------------------------------|---------------------------------|
| ADC                           | Analog to Digital Converter     |
| CIC Filter                    | Cascaded Integrator–comb Filter |
| FPGA                          | Field Programmable Gate Array   |
| IP                            | Intellectual Property           |
| OSC                           | Oscillator                      |
| SRAM                          | Static Random Access Memory     |

## 1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.

Website: [www.gowinsemi.com](http://www.gowinsemi.com)

E-mail: [support@gowinsemi.com](mailto:support@gowinsemi.com)

Tel: +86 755 8262 0391

# 2 Overview

Arora V series of FPGA products integrate eight-channel 10 bits Delta-sigma ADC. It is an ADC with low power, low-leakage current, and high dynamic performance. When combined with the programmable logic capability of the FPGA, the sensor can address the data acquisition and monitoring requirements for by chip internal temperature and power monitoring. FPGA also provides rich and freely configurable GPIO interfaces and ADC analog signal interfaces to connect to the ADC voltage channels, which can meet the voltage data sampling and monitoring requirements.

## 2.1 Features

The main features of Arora V ADC are as follows:

- Number of ADC:
  - GW5A-25/ GW5AR-25/ GW5AS-25: 1
  - GW5A-138/ GW5AT-138/ GW5AT-75/ GW5AST-138: 2
- Reference voltage source: Built-in
- Number of channels per ADC: 8
- Bit width accuracy: 10 bits
- Sampling Clock: < 2MHz
- ADC unipolar input voltage: 0~1V
- Temperature sensor accuracy:  $\pm 2^{\circ}\text{C}$
- Voltage sensor accuracy:  $\pm 5\text{mV}$

## 2.2 Functional Description

### 2.2.1 Overview


Arora V ADC provides analog Delta-sigma modulators to meet the requirements of on-chip temperature and voltage detection in multiple regions, and also provides abundant input interfaces to meet off-chip voltage and temperature input, supporting single-ended and differential signal input. (Positive input voltage > Negative input voltage)

Arora V ADC has embedded reference voltage source with high accuracy, and it does not require off-chip voltage reference source; Arora V ADC features low power and high accuracy for temperature and supply voltage detection. Arora V ADC has an internally integrated voltage signal processing module, so no external voltage reference source is required. It meets the accuracy of voltage signal measurements and helps to reduce user costs.

### 2.2.2 Architecture

Figure 2-1 shows the structure diagram of GW5A-25 / GW5AR-25 / GW5AS-25 ADC.

Figure 2-1 GW5A-25 ADC Structure Diagram



GW5A-25 / GW5AR-25 / GW5AS-25 ADC supports on-chip temperature and voltage detection. Through the control signal, you can


select the voltage from the on-chip temperature sensor to enter the on-chip temperature detection mode; or you can select another path to monitor the power supply voltage of IP modules in the FPGA, including Bank1/4/5/10 voltage, core voltage, and SRAM voltage, etc.

For GW5A-25 / GW5AR-25 / GW5AS-25 ADC, you can select UserLogic clock or OSC clock to obtain a better balance between power and performance.

The voltage signal into the Delta sigma modulator0 is quantized and noise-shaped to output `adc_1bit0` and `adc_clk0`, which can be sent to the embedded CIC hard core or CIC soft core for further processing to obtain the digital characterization of temperature and voltage.

GW5A-138/GW5AT-138/GW5AT-70/GW5AST-138 offers two ADCs. Figure 2-2 shows the structure diagram.

**Figure 2-2 GW5A-138/GW5AT-138/GW5AT-70/GW5AST-138 ADC Structure Diagram**



GW5A-138/GW5AT-138/GW5AT-70/GW5AST-138 supports on-chip temperature and voltage detection. Through the control signal, you can select the voltage from the on-chip temperature sensor to enter the on-chip temperature detection mode; or you can select another path to monitor the power supply voltage of IP modules in the FPGA, including Bank2/3/4/5/6/7/10 voltage, core voltage, MIPI and SERDES voltage, etc. Off-chip voltage signals can be sent to ADC for ADC quantization via Bank2/3/4/5/6/7 GPIO pins.

For GW5A-138/GW5AT-138/GW5AT-70/GW5AST-138 ADC, you can select user logic clock IO, GPIO clock or OSC clock to obtain a better balance between power and performance.

The voltage signal into the Delta\_sigma modulator1/Delta\_sigma modulator2 is quantized and noise-shaped to output adc\_1bit1/adc\_1bit2 and adc\_clk1/adc\_clk2. They can be sent to the embedded CIC hard core for further processing to obtain the digital characterization of temperature and voltage.

In addition, the 138K ADC supports two differential pairs: adcvp/adcvn, adctp/adctn, providing users with a low-latency, low-noise differential voltage input channel.

## 2.3 ADC Characteristics

### 2.3.1 ADC Conversion Timing

There are N clock cycles needed for the ADC to sample analog input signals, convert them to output digital signals, and then generate the output signals. When the rising edge of the sensor\_req signal comes, and the sensor\_en signal is enabled (active-high), the ADC will be triggered to sample once; when the sensor measurement is finished, it will pull the sensor\_rdy signal high to indicate the completion of sampling and output the sampling value of sensor\_value[13:0].

In voltage measurement mode, the output value of sensor\_value is an unsigned number (sensor\_value [13:11] for the integer part and sensor\_value [10:0] for the fractional part), which needs to be divided by 2048 to get the actual measured value in V.

In temperature mode, the output value of sensor\_value is a signed number (sensor\_value [13] for the sign bit, sensor\_value [12:2] for the integer part and sensor\_value [1:0] for the fractional part), which needs to be divided by 4 to get the actual measured value in °C.

Figure 2-3 ADC Conversion Timing




Table 2-1 ADC Timing Parameters

| Symbol             | Description         | Spec. |      | Unit |
|--------------------|---------------------|-------|------|------|
|                    |                     | Min.  | Max. |      |
| CLK                | Clock cycle         | TBD   | TBD  | ns   |
| T <sub>S</sub>     | SOC setup time      | TBD   | TBD  | ns   |
| T <sub>H</sub>     | SOC hold-up time    | TBD   | TBD  | ns   |
| T <sub>D_EOC</sub> | EOC delay time      | TBD   | TBD  | ns   |
| T <sub>D_B</sub>   | Data-out delay time | TBD   | TBD  | ns   |

## 2.3.2 Electrical Characteristic Parameters

Table 2-2 ADC Electrical Parameters

| Parameter                         | Description                 | Spec. |      |      | Unit        |
|-----------------------------------|-----------------------------|-------|------|------|-------------|
|                                   |                             | Min.  | Typ. | Max. |             |
| DC precision                      |                             |       |      |      |             |
| Output                            | Digital output bits         | -     | 10   | -    | Bit         |
| INL                               | Integral nonlinearity       | -     | TBD  | -    | LSB         |
| DNL                               | Differential nonlinearity   | -     | TBD  | -    | LSB         |
| Offset error                      | Offset error                | -     | TBD  | -    | %FS         |
| Gain error                        | Gain error                  | -     | TBD  | -    | %FS         |
| Analog Input                      |                             |       |      |      |             |
| CH[7: 0]                          | Single-ended input range    | -     | TBD  | -    | V           |
| CIN                               | Input capacitance           | -     | TBD  | -    | pF          |
| Slew Rate                         |                             |       |      |      |             |
| SoC                               | Sample frequency            | -     | TBD  | -    | MHz         |
| CLK                               | Master Clock                | -     | TBD  | -    | MHz         |
| Date-out delay                    | Date-out delay              | -     | TBD  | -    | Clock cycle |
| Dynamic Characteristic Parameters |                             |       |      |      |             |
| SINAD                             | Signal Noise Ratio          | -     | TBD  | -    | DB          |
|                                   |                             | -     | TBD  | -    | DB          |
| SFDR                              | Spurious-free dynamic range | -     | TBD  | -    | DB          |
|                                   |                             | -     | TBD  | -    | DB          |
| ENOB                              | Valid output data bits      | -     | TBD  | -    | Bit         |
|                                   |                             | -     | TBD  | -    | Bit         |

| Parameter              | Description         | Spec. |      |      | Unit |
|------------------------|---------------------|-------|------|------|------|
|                        |                     | Min.  | Typ. | Max. |      |
| Digital Input          |                     |       |      |      |      |
| V <sub>IH</sub>        | Input high level    | -     | TBD  | -    | V    |
| V <sub>IL</sub>        | Input low level     | -     | TBD  | -    | V    |
| Digital output B[9: 0] |                     |       |      |      |      |
| V <sub>OH</sub>        | Output high level   | -     | TBD  | -    | V    |
| V <sub>OL</sub>        | Output low level    | -     | TBD  | -    | V    |
| Supply voltage         |                     |       |      |      |      |
| V <sub>dd_a</sub>      | Analog core voltage | -     | TBD  | -    | V    |
| V <sub>dd_dig</sub>    | Digital voltage     | -     | TBD  | -    | V    |
| V <sub>ddx</sub>       | Analog voltage      | -     | TBD  | -    | TBD  |
| I <sub>vdd_a</sub>     | Analog bitstream    | -     | TBD  | -    | uA   |
| I <sub>vdd_dig</sub>   | Digital current     | -     | TBD  | -    | uA   |
| I <sub>vddx</sub>      | Analog current      | -     | TBD  | -    | TBD  |
| I <sub>pd</sub>        | Turn-off current    | -     | TBD  | -    | mA   |



# 3 ADC

## 3.1 ADC


### 3.1.1 Devices Supported

Table 3-1 Terminology and Abbreviations

| Family | Series | Device    |
|--------|--------|-----------|
| Arora® | GW5A   | GW5A-25A  |
|        | GW5AR  | GW5AR-25A |
|        | GW5AS  | GW5AS-25A |

### 3.1.2 Port Diagram

Figure 3-1 ADC Port Diagram



### 3.1.3 Port Description

Table 3-2 ADC Port Description

| Port    | I/O   | Description                                                                                                                                                                                                     |
|---------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| clk     | input | clk input                                                                                                                                                                                                       |
| drstn   | input | digital part reset signal, active low                                                                                                                                                                           |
| adcmode | input | mode selection<br>1'b0: temperature mode<br>1'b1: voltage mode                                                                                                                                                  |
| vsenctl | input | input source selection bit [2:0]<br>3'b000: glo_left<br>3'b001: glo_right<br>3'b010: loc_left (Corresponding to Bank1 GPIO)<br>3'b011: vtest<br>3'b100: vcc<br>3'b101: vccc<br>3'b110: vccm<br>3'b111: vccx_buf |

| Port                 | I/O    | Description                                   |
|----------------------|--------|-----------------------------------------------|
| adcen                | input  | enable signal, active high                    |
| adcreqi              | input  | measurement request signal, valid rising edge |
| adcrdy               | output | measurement completion signal, active high    |
| adcvalue             | output | bit[13:0] the measurement result output       |
| mdrp_rdata           | output | bit[7:0] mdrp_rdata                           |
| mdrp_clk             | input  | mdrp clock                                    |
| mdrp_wdata           | input  | bit[7:0] mdrp_wdata                           |
| mdrp_a_inc           | input  | mdrp_a_inc                                    |
| mdrp_opcode          | input  | bit[1:0] mdrp_opcode                          |
| tlvds_ibuf_adc_i     | input  | The adcvp signal from bank1                   |
| tlvds_ibuf_adc_ib    | input  | The adcvn signal from bank1                   |
| tlvds_ibuf_adc_adcen | input  | The adc enable signal from bank1              |

### 3.1.4 Parameter Description

Table 3-3 ADC GUI Parameters

| Parameter                             | Default Value                    | Description                                                                              |
|---------------------------------------|----------------------------------|------------------------------------------------------------------------------------------|
| ADC Select                            | ADC                              | ADC                                                                                      |
| ADC Mode                              | Temperature                      | Temperature/Voltage                                                                      |
| Division Factor                       | 1                                | clock division 0: /1, 1: /2, 2: /4, 3: /8<br>Clock after frequency division, 500kHz~8MHz |
| Clock Select                          | OSC                              | clk source<br>osc (2.5MHz) or CLK                                                        |
| Sample Rate                           | 64                               | sample rate configuration<br>4/8/16/32/64/128                                            |
| Sample Count                          | 1024                             | sample count configuration<br>64/128/256/512/1024/2048                                   |
| Fscal Value                           | 730(Temperature)<br>623(Voltage) | temperature mode: 510~948<br>voltage mode: 452~840                                       |
| Offset                                | -1180(Temperature)<br>0(Voltage) | temperature mode: -1560~-760<br>voltage mode: -410~410                                   |
| Dynamic Bank Enable<br>(Voltage mode) | Unchecked                        | If checked, the tlvds_ibuf_adc ADC input interface<br>(Bank1 input) will be enabled.     |
| glo_left                              | vcc                              | vcc/vcc_ext/vccio_bk1/vccc/pad The pad                                                   |

| Parameter                   | Default Value | Description                                                                                                                                                                                                                                                         |
|-----------------------------|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| (Voltage mode)              |               | corresponds to the bank0/6/7 IOs, referred to as bus0. When using the IOs of these banks as ADC inputs, it is necessary to add the physical constraints as follows: USE_ADC_SRC_bus0 loc.                                                                           |
| glo_right<br>(Voltage mode) | vcc_reg       | vcc/vcc_reg/vccc/vccm/vccio_bk4/<br>vccio_bk5/vccio_bk10/pad<br>The pad corresponds to the bank2/3/4/5 IOs, referred to as bus0. When using the IOs of these banks as ADC inputs, it is necessary to add the physical constraints as follows: USE_ADC_SRC_bus1 loc. |
| vccx_buf<br>(Voltage mode)  | vccx          | vccx                                                                                                                                                                                                                                                                |

### 3.1.5 ADC Instantiation

#### Verilog Instantiation:

```
Gowin_ADC  Gowin_ADC_inst (
    .adcrdy(adcrdy_o),
    .adcvalue(adcvalue_o),
    .mdrp_rdata(mdrp_rdata_o),
    .vsenctl(vsenctl_i),
    .adcen(adcen_i),
    .clk(clk_i),
    .drstn(drstn_i),
    .adcreqi(adcreqi_i),
    .adcmode(adcmode_i),
    .mdrp_clk(mdrp_clk_i),
    .mdrp_wdata(mdrp_wdata_i),
    .mdrp_a_inc(mdrp_a_inc_i),
    .mdrp_opcode(mdrp_opcode_i)
);
```

#### Vhdl Instantiation:

```
component Gowin_ADC
port (
    adcrdy: out std_logic;
    adcvalue: out std_logic_vector(13 downto 0);
    mdrp_rdata: out std_logic_vector(7 downto 0);
    vsenctl: in std_logic_vector(2 downto 0);
    adcen: in std_logic;
    clk: in std_logic;
    drstn: in std_logic;
    adcreqi: in std_logic;
    adcmode: in std_logic;
    mdrp_clk: in std_logic;
    mdrp_wdata: in std_logic_vector(7 downto 0);
    mdrp_a_inc: in std_logic;
    mdrp_opcode: in std_logic_vector(1 downto 0)
);
end component;
```

```
Gowin_ADC_inst: Gowin_ADC
port map (
    adcrdy => adcrdy_o,
    adcvalue => adcvalue_o,
    mdrp_rdata => mdrp_rdata_o,
    vsenctl => vsenctl_i,
    adcen => adcen_i,
    clk => clk_i,
    drstn => drstn_i,
    adcreqi => adcreqi_i,
    adcmode => adcmode_i,
    mdrp_clk => mdrp_clk_i,
    mdrp_wdata => mdrp_wdata_i,
    mdrp_a_inc => mdrp_a_inc_i,
```

```
mdrp_opcode => mdrp_opcode_i
);
```

3.2 ADC


3.2.1 Devices Supported

Table 3-4 Terminology and Abbreviations

| Family | Series | Device                             |
|--------|--------|------------------------------------|
| Arora® | GW5A   | GW5A-138B                          |
|        | GW5AS  | GW5AS-138B                         |
|        | GW5AT  | GW5AT-138 / GW5AT-138B / GW5AT-75B |
|        | GW5AST | GW5AT-138B                         |

3.2.2 Port Diagram

Figure 3-2 ADC Port Diagram



3.2.3 Port Description

Table 3-5 ADCULC Port Description

| Port | I/O   | Description |
|------|-------|-------------|
| clk  | input | clk input   |

| Port                 | I/O    | Description                                                                                                                                               |
|----------------------|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| drstn                | input  | digital part reset signal, active low                                                                                                                     |
| vsenctl              | input  | input source selection bit[2:0]<br>3'b000:vtest<br>3'b001:vdd09_0<br>3'b010:vdd09_1<br>3'b011:vdd09_2<br>3'b100:vdd18_0<br>3'b101:vdd18_1<br>3'b111:vdd33 |
| adcen                | input  | enable signal, active high                                                                                                                                |
| adcreqi              | input  | measurement request signal, valid rising edge                                                                                                             |
| adcrdy               | output | measurement completion signal, active high                                                                                                                |
| adcvalue             | output | bit[13:0] the measurement result output                                                                                                                   |
| fscal_value          | input  | bit[9:0]<br>temperature mode: 510~948<br>voltage mode: 452~840                                                                                            |
| offset_value         | input  | bit[11:0]<br>temperature mode: -1560~-760<br>voltage mode: -410~410                                                                                       |
| tlvds_ibuf_adc_i     | input  | The adcvp signal from bank6/7                                                                                                                             |
| tlvds_ibuf_adc_ib    | input  | The adcvn signal from bank6/7                                                                                                                             |
| tlvds_ibuf_adc_adcen | input  | The adc enable signal from bank6/7                                                                                                                        |
| adcinbk6a            | input  | adcvp from Bank6 GPIO                                                                                                                                     |
| adcinbk6b            | input  | adcvn from Bank6 GPIO                                                                                                                                     |
| adcinbk7a            | input  | adcvp from Bank7 GPIO                                                                                                                                     |
| adcinbk7b            | input  | adcvn from Bank7 GPIO                                                                                                                                     |

Table 3-6 ADCLRC Port Description

| Port    | I/O   | Description                                                                        |
|---------|-------|------------------------------------------------------------------------------------|
| CLK     | input | clk input                                                                          |
| DRSTN   | input | digital part reset signal, active low                                              |
| VSENCTL | input | input source selection bit[2:0]<br>3'b000: adcv<br>3'b001: adct<br>3'b010: vdd09_0 |

| Port                 | I/O    | Description                                                                                 |
|----------------------|--------|---------------------------------------------------------------------------------------------|
|                      |        | 3'b011: vdd09_1<br>3'b100: vdd18_0<br>3'b101: vdd18_1<br>3'b110: vdd33_0<br>3'b111: vdd33_1 |
| ADCEN                | input  | enable signal, active high                                                                  |
| ADCREQI              | input  | measurement request signal, valid rising edge                                               |
| ADCRDY               | output | measurement completion signal, active high                                                  |
| ADCVALUE             | output | bit[13:0] the measurement result output                                                     |
| FSCAL_VALUE          | input  | bit[9:0]<br>temperature mode: 510~948<br>voltage mode: 452~840                              |
| OFFSET_VALUE         | input  | bit[11:0]<br>temperature mode: -1560~-760<br>voltage mode: -410~410                         |
| TLVDS_IBUF_ADC_I     | input  | The adcvp signal from bank2/3                                                               |
| TLVDS_IBUF_ADC_IB    | input  | The adcvn signal from bank2/3                                                               |
| TLVDS_IBUF_ADC_ADCEN | input  | The adc enable signal from bank2/3                                                          |
| ADCINBK2A            | input  | adcvp from Bank2 GPIO                                                                       |
| ADCINBK2B            | input  | adcvn from Bank2 GPIO                                                                       |
| ADCINBK3A            | input  | adcvp from Bank3 GPIO                                                                       |
| ADCINBK3B            | input  | adcvn from Bank3 GPIO                                                                       |
| ADCINBK4A            | input  | adcvp from Bank4 GPIO                                                                       |
| ADCINBK4B            | input  | adcvn from Bank4 GPIO                                                                       |
| ADCINBK5A            | input  | adcvp from Bank5 GPIO                                                                       |
| ADCINBK5B            | input  | adcvn from Bank5 GPIO                                                                       |

### 3.2.4 Parameter Description

Table 3-7 ADCULC GUI Parameters

| Parameter       | Default Value | Description                                                                              |
|-----------------|---------------|------------------------------------------------------------------------------------------|
| ADC Select      | ADCULC        | ADCULC/ADCLRC                                                                            |
| ADC Mode        | Temperature   | Temperature/Voltage                                                                      |
| Division Factor | 1             | clock division 0: /1, 1: /2, 2: /4, 3: /8<br>Clock after frequency division, 500kHz~8MHz |



| Parameter                             | Default Value                    | Description                                                                             |
|---------------------------------------|----------------------------------|-----------------------------------------------------------------------------------------|
| Clock Select                          | OSC                              | clk source<br>osc(2.5MHz) /CLK/IO                                                       |
| VSEN Control                          | Unchecked                        | vsenctl control port<br>If checked, the ADC IP generated has no vsenctl signal.         |
| Sample Rate                           | 64                               | sample rate configuration<br>4/8/16/32/64/128                                           |
| Sample Count                          | 1024                             | sample count configuration<br>64/128/256/512/1024/2048                                  |
| Fscal Value                           | 730(Temperature)<br>623(Voltage) | temperature mode: 510~948<br>voltage mode: 452~840                                      |
| Offset                                | -1180(Temperature)<br>0(Voltage) | temperature mode: -1560~-760<br>voltage mode: -410~410                                  |
| Dynamic Bank Enable<br>(Voltage mode) | Unchecked                        | If checked,the tlvs_ibuf_adc ADC input port will be enabled.<br>(Bank6/7 input)         |
| vtest<br>(Voltage mode)               | vcc                              | vcc                                                                                     |
| vdd09_0<br>(Voltage mode)             | vccm                             | vccm                                                                                    |
| vdd09_1<br>(Voltage mode)             | vdda_serdes_q0                   | vdda_serdes_q0/vddt_serdes_q0/vdda_mipi_m0/<br>vddd_mipi_m0/ vdda_mipi_m1/ vddd_mipi_m1 |
| vdd09_2<br>(Voltage mode)             | ADCINBK6                         | ADCINBK6/vcc/ ADCINBK7                                                                  |
| Vdd18_0<br>(Voltage mode)             | vddh_serdes_q0                   | vddh_serdes_q0/vccx_mipi_m0/ vccx_mipi_m1                                               |
| Vdd18_1<br>(Voltage mode)             | vccx                             | vccx                                                                                    |
| Vdd33<br>(Voltage mode)               | vccio_bk6                        | vccio_bk6/vccio_bk7                                                                     |

Table 3-8 ADCLRC GUI Parameters

| Parameter                             | Default Value                        | Description                                                                              |
|---------------------------------------|--------------------------------------|------------------------------------------------------------------------------------------|
| ADC Select                            | ADCULC                               | ADCULC/ADCLRC                                                                            |
| ADC Mode                              | Temperature                          | Temperature/Voltage                                                                      |
| Division Factor                       | 1                                    | clock division 0: /1, 1: /2, 2: /4, 3: /8<br>Clock after frequency division, 500kHz~8MHz |
| Clock Select                          | OSC                                  | clk source<br>osc(2.5MHz) /CLK/IO                                                        |
| VSEN Control                          | Unchecked                            | vsentctl control port<br>If checked, the ADC IP generated has no vsentctl signal.        |
| Sample Rate                           | 64                                   | sample rate configuration<br>4/8/16/32/64/128                                            |
| Sample Count                          | 1024                                 | sample count configuration<br>64/128/256/512/1024/2048                                   |
| Fscal Value                           | 730(Temperature)<br>623(Voltage)     | temperature mode: 510~948<br>voltage mode: 452~840                                       |
| Offset                                | -<br>1180(Temperature)<br>0(Voltage) | temperature mode: -1560~-760<br>voltage mode: -410~410                                   |
| Dynamic Bank Enable<br>(Voltage mode) | Unchecked                            | If checked,the tlvs_ibuf_adc ADC input port will be enabled.<br>(Bank2/3 input)          |
| vdd09_0<br>(Voltage mode)             | vdda_serdes_q1                       | vdda_serdes_q1/vddt_serdes_q1/vcc/ADCINBK2/ADCINBK3                                      |
| vdd09_1<br>(Voltage mode)             | ADCINBK4                             | ADCINBK4/vcc/ ADCINBK5                                                                   |
| vdd18_0<br>(Voltage mode)             | vddh_serdes_q1                       | vddh_serdes_q1/ vccx                                                                     |
| vdd18_1<br>(Voltage mode)             | vccx                                 | vccx                                                                                     |
| vdd33_0<br>(Voltage mode)             | vccio_bk2                            | vccio_bk2/vccio_bk3                                                                      |
| vdd33_1<br>(Voltage mode)             | vccio_bk4                            | vccio_bk4/ vccio_bk5/vccio_bk10                                                          |

### 3.2.5 ADC Instantiation (Take ADCULC as an Example)

#### Verilog Instantiation:

```
Gowin_ADC Gowin_ADC_inst(
    .adcrdy(adcrdy_o), //output adcrdy
    .adcvalue(adcvalue_o), //output [13:0] adcvalue
    .adcinbk6a(adcinbk6a_i), //input adcinbk6a
    .adcinbk6b(adcinbk6b_i), //input adcinbk6b
    .adcinbk7a(adcinbk7a_i), //input adcinbk7a
    .adcinbk7b(adcinbk7b_i), //input adcinbk7b
    .vsenctl(vsenctl_i), //input [2:0] vsenctl
    .adcen(adcen_i), //input adcen
    .clk(clk_i), //input clk
    .drstn(drstn_i), //input drstn
    .adcreqi(adcreqi_i) //input adcreqi
);
```

#### Vhdl Instantiation:

```
component Gowin_ADC
port (
    adcrdy: out std_logic;
    adcvalue: out std_logic_vector(13 downto 0);
    adcinbk6a: in std_logic;
    adcinbk6b: in std_logic;
    adcinbk7a: in std_logic;
    adcinbk7b: in std_logic;
    vsenctl: in std_logic_vector(2 downto 0);
    adcen: in std_logic;
    clk: in std_logic;
    drstn: in std_logic;
    adcreqi: in std_logic
);
end component;
```

```
Gowin_ADC_inst: Gowin_ADC
  port map (
    adcrdy => adcrdy_o,
    adcvalue => adcvalue_o,
    adcinbk6a => adcinbk6a_i,
    adcinbk6b => adcinbk6b_i,
    adcinbk7a => adcinbk7a_i,
    adcinbk7b => adcinbk7b_i,
    vsenctl => vsenctl_i,
    adcen => adcen_i,
    clk => clk_i,
    drstn => drstn_i,
    adcreqi => adcreqi_i
  );
```

# 4 ADC Configuration and Call


You can click “Tools > IP Core Generator” in Gowin Software to call and configure ADC.

The following description takes the GW5A-25 ADC call as an example.

## 4.1 ADC Configuration

The ADC configuration interface is shown in Figure 4-1.

Figure 4-1 ADC Configuration



## 4.2 Generation Files

After ADC configuration, it will generate three files that are named after the "File Name". Take the default configuration as an example:

- "gowin\_adc.v" file is a complete Verilog module to generate instance Gowin\_ADC;
- "gowin\_adc\_tmp.v" is a template file for IP designs;
- "gowin\_adc.ipc" file is an IP configuration file for users to load and configure the IP.

**Note!**

If VHDL is selected as the hardware description language, the first two files will be named with .vhd suffix.

