

Arora V Analog to Digital Converter (ADC)

User Guide

UG299-1.0.2E, 12/08/2023

Copyright © 2023 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

GOWIN is a trademark of Guangdong Gowin Semiconductor Corporation and is registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders. No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

Disclaimer

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Version	Description
05/08/2023	1.0E	Initial version published.
07/31/2023	1.0.1E	The description of "2.3.1 ADC Conversion Timing" optimized.
12/08/2023	1.0.2E	ADC parameter descriptions updated.

Contents

Co	ontents	iv
Lis	st of Figures	vi
Lis	st of Tables	. vii
1	About This Guide	1
	1.1 Purpose	1
	1.2 Related Documents	1
	1.3 Terminology and Abbreviations	1
	1.4 Support and Feedback	2
2	Overview	3
	2.1 Features	3
	2.2 Functional Description	4
	2.2.1 Overview	4
	2.2.2 Architecture	4
	2.3 ADC Characteristics	7
	2.3.1 ADC Conversion Timing	7
	2.3.2 Electrical Characteristic Parameters	8
3	ADC	. 10
	3.1 ADC	10
	3.1.1 Devices Supported	10
	3.1.2 Port Diagram	11
	3.1.3 Port Description	11
	3.1.4 Parameter Description	12
	3.1.5 ADC Instantiation	13
	3.2 ADC	15
	3.2.1 Devices Supported	15

	3.2.2 Port Diagram	. 15
	3.2.3 Port Description	. 15
	3.2.4 Parameter Description	. 17
	3.2.5 ADC Instantiation (Take ADCULC as an Example)	. 20
4	ADC Configuration and Call	22
	4.1 ADC Configuration	. 22
	4.2 Generation Files	. 23

UG299-1.0.2E v

List of Figures

Figure 2-1 GW5A-25 ADC Structure Diagram	4
Figure 2-2 GW5A-138/GW5AT-138/GW5AT-70 /GW5AST-138 ADC Structure Diagram	6
Figure 2-3 ADC Conversion Timing	7
Figure 3-1 ADC Port Diagram	11
Figure 3-2 ADC Port Diagram	15
Figure 4-1 ADC Configuration	22

UG299-1.0.2E vi

List of Tables

Table 1-1 Terminology and Abbreviations	2
Table 2-1 ADC Timing Parameters	8
Table 2-2 ADC Electrical Parameters	8
Table 3-1 Terminology and Abbreviations	10
Table 3-1 ADC Port Description	11
Table 3-2 ADC GUI Parameters	12
Table 3-1 Terminology and Abbreviations	15
Table 3-3 ADCULC Port Description	15
Table 3-4 ADCLRC Port Description	16
Table 3-5 ADCULC GUI Parameters	17
Table 3-6 ADCLRC GUI Parameters	19

UG299-1.0.2E vii

1 About This Guide 1.1 Purpose

1 About This Guide

1.1 Purpose

Arora V Analog to Digital Converter (ADC) User Guide is to help you quickly learn the features and usage of Arora V ADC by introducing to the functions, ports, configuration, etc.

1.2 Related Documents

The latest user guides are available on the GOWINSEMI website. You can find the related documents at www.gowinsemi.com:

- DS981E, GW5AT series of FPGA Products Data Sheet
- DS1103E, GW5A series of FPGA Products Data Sheet
- DS1104E, GW5AST series of FPGA Products Data Sheet
- DS1108E, GW5AR series of FPGA Products Data Sheet
- DS1115E, GW5AS-25 Data Sheet
- DS1114E, GW5AS-138 Data Sheet
- SUG100, Gowin Software User Guide

1.3 Terminology and Abbreviations

The terminology and abbreviations used in this manual are as shown in Table 1-1.

UG299-1.0.2E 1(23)

Table 1-1 Terminology and Abbreviations

Terminology and Abbreviations	Full Name
ADC	Analog to Digital Converter
CIC Filter	Cascaded Integrator–comb Filter
FPGA	Field Programmable Gate Array
IP	Intellectual Property
OSC	Oscillator
SRAM	Static Random Access Memory

1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.

Website: www.gowinsemi.com

E-mail:<u>support@gowinsemi.com</u>

Tel: +86 755 8262 0391

UG299-1.0.2E 2(23)

2 Overview 2.1 Features

2 Overview

Arora V series of FPGA products integrate eight-channel 10 bits Delta-sigma ADC. It is an ADC with low power, low-leakage current, and high dynamic performance. When combined with the programmable logic capability of the FPGA, the sensor can address the data acquisition and monitoring requirements for by chip internal temperature and power monitoring. FPGA also provides rich and freely configurable GPIO interfaces and ADC analog signal interfaces to connect to the ADC voltage channels, which can meet the voltage data sampling and monitoring requirements.

2.1 Features

The main features of Arora V ADC are as follows:

- Number of ADC:
 - GW5A-25/ GW5AR-25/ GW5AS-25: 1
 - GW5A-138/ GW5AT-138/ GW5AT-75/ GW5AST-138: 2
- Reference voltage source: Built-in
- Number of channels per ADC: 8
- Bit width accuracy: 10 bits
- Sampling Clock: < 2MHz
- ADC unipolar input voltage: 0~1V
- Temperature sensor accuracy: +/-2□
- Voltage sensor accuracy: +/-5mV

UG299-1.0.2E 3(23)

2.2 Functional Description

2.2.1 Overview

Arora V ADC provides analog Delta-sigma modulators to meet the requirements of on-chip temperature and voltage detection in multiple regions, and also provides abundant input interfaces to meet off-chip voltage and temperature input, supporting single-ended and differential signal input. (Positive input voltage > Negative input voltage)

Arora V ADC has embedded reference voltage source with high accuracy, and it does not require off-chip voltage reference source; Arora V ADC features low power and high accuracy for temperature and supply voltage detection. Arora V ADC has an internally integrated voltage signal processing module, so no external voltage reference source is required. It meets the accuracy of voltage signal measurements and helps to reduce user costs.

2.2.2 Architecture

Figure 2-1 shows the structure diagram of GW5A-25 / GW5AR-25 / GW5AS-25 ADC.




Figure 2-1 GW5A-25 ADC Structure Diagram

GW5A-25 / GW5AR-25 / GW5AS-25 ADC supports on-chip temperature and voltage detection. Through the control signal, you can

UG299-1.0.2E 4(23)

select the voltage from the on-chip temperature sensor to enter the onchip temperature detection mode; or you can select another path to monitor the power supply voltage of IP modules in the FPGA, including Bank1/4/5/10 voltage, core voltage, and SRAM voltage, etc.

For GW5A-25 / GW5AR-25 / GW5AS-25 ADC, you can select UserLogic clock or OSC clock to obtain a better balance between power and performance.

The voltage signal into the Delta sigma modulator 0 is quantized and noise-shaped to output adc_1bit 0 and adc_clk 0, which can be sent to the embedded CIC hard core or CIC soft core for further processing to obtain the digital characterization of temperature and voltage.

GW5A-138/GW5AT-138/GW5AT-70/GW5AST-138 offers two ADCs. Figure 2-2 shows the structure diagram.

UG299-1.0.2E 5(23)




Figure 2-2 GW5A-138/GW5AT-138/GW5AT-70/GW5AST-138 ADC Structure Diagram

GW5A-138/GW5AT-138/GW5AT-70/GW5AST-138 supports on-chip temperature and voltage detection. Through the control signal, you can select the voltage from the on-chip temperature sensor to enter the on-chip temperature detection mode; or you can select another path to monitor the power supply voltage of IP modules in the FPGA, including Bank2/3/4/5/6/7/10 voltage, core voltage, MIPI and SERDES voltage, etc. Off-chip voltage signals can be sent to ADC for ADC quantization via Bank2/3/4/5/6/7 GPIO pins.

For GW5A-138/GW5AT-138/GW5AT-70/GW5AST-138 ADC, you can select user logic clock IO, GPIO clock or OSC clock to obtain a better balance between power and performance.

UG299-1.0.2E 6(23)

2 Overview 2.3 ADC Characteristics

The voltage signal into the Delta_sigma modulator1/Delta_sigma modulator2 is quantized and noise-shaped to output adc_1bit1/adc_1bit2 and adc_clk1/adc_clk2. They can be sent to the embedded CIC hard core for further processing to obtain the digital characterization of temperature and voltage.

In addition, the 138K ADC supports two differential pairs: adcvp/adcvn, adctp/adctn, providing users with a low-latency, low-noise differential voltage input channel.

2.3 ADC Characteristics

2.3.1 ADC Conversion Timing

There are N clock cycles needed for the ADC to sample analog input signals, convert them to output digital signals, and then generate the output signals. When the rising edge of the sensor_req signal comes, and the sensor_en signal is enabled (active-high), the ADC will be triggered to sample once; when the sensor measurement is finished, it will pull the sensor_rdy signal high to indicate the completion of sampling and output the sampling value of sensor_value[13:0].

In voltage measurement mode, the output value of sensor_value is an unsigned number (sensor_value [13:11] for the integer part and sensor_value [10:0] for the fractional part), which needs to be divided by 2048 to get the actual measured value in V.

In temperature mode, the output value of sensor_value is a signed number (sensor_value [13] for the sign bit, sensor_value [12:2] for the integer part and sensor_value [1:0] for the fractional part), which needs to be divided by 4 to get the actual measured value in $^{\circ}\mathbb{C}$.




Figure 2-3 ADC Conversion Timing

UG299-1.0.2E 7(23)

2 Overview 2.3 ADC Characteristics

Table 2-1 ADC Timing Parameters

Symbol	Description	Spec.	Unit	
		Min.	Max.	Unit
CLK	Clock cycle	TBD	TBD	ns
Ts	SOC setup time	TBD	TBD	ns
Тн	SOC hold-up time	TBD	TBD	ns
T _{D_EOC}	EOC delay time	TBD	TBD	ns
T _{D_B}	Data-out delay time	TBD	TBD	ns

2.3.2 Electrical Characteristic Parameters

Table 2-2 ADC Electrical Parameters

Parameter	Description	Spec.			Unit
Parameter		Min.	Тур.	Max.	Offic
DC precision					
Output	Digital output bits	-	10	-	Bit
INL	Integral nonlinearity	-	TBD	-	LSB
DNL	Differential nonlinearity	-	TBD	-	LSB
Offset error	Offset error	-	TBD	-	%FS
Gain error	Gain error	-	TBD	-	%FS
Analog Input					
CH[7: 0]	Single-ended input range	-	TBD	-	V
CIN	Input capacitance	-	TBD	-	pF
Slew Rate	Slew Rate				
SoC	Sample frequency	-	TBD	-	MHz
CLK	Master Clock	-	TBD	-	MHz
Date-out delay	Date-out delay	-	TBD	-	Clock cycle
Dynamic Character	ristic Parameters		-		
SINAD	Signal Noise Ratio	-	TBD	-	DB
SINAD	Signal Noise Natio	-	TBD	-	DB
SFDR	Spurious-free	-	TBD	-	DB
SFUR	dynamic range	-	TBD	-	DB
ENOB	Valid output data	-	TBD	-	Bit
LINOB	bits	-	TBD	-	Bit

UG299-1.0.2E 8(23)

2 Overview 2.3 ADC Characteristics

Davamatan	Description	Spec.			11
Parameter		Min.	Тур.	Max.	Unit
Digital Input					
VIH	Input high level	-	TBD	-	V
V _{IL}	Input low level	-	TBD	-	V
Digital output B[9:	0]				
Vон	Output high level	-	TBD	-	V
VoL	Output low level	-	TBD	-	V
Supply voltage					
V _{dd_a}	Analog core voltage	-	TBD	-	V
V _{dd_dig}	Digital voltage	-	TBD	-	V
Vddx	Analog voltage	-	TBD	-	TBD
I _{vdd_a}	Analog bitstream	-	TBD	-	uA
I _{vdd_dig}	Digital current	-	TBD	-	uA
I _{vddx}	Analog current	-	TBD	-	TBD
I _{pd}	Turn-off current	-	TBD	-	mA

UG299-1.0.2E 9(23)

 3_{ADC}

3.1 ADC

3.1.1 Devices Supported


Table 3-1 Terminology and Abbreviations

Family	Series	Device
Arora [®]	GW5A	GW5A-25A
	GW5AR	GW5AR-25A
	GW5AS	GW5AS-25A

UG299-1.0.2E 10(23)

3.1.2 Port Diagram

Figure 3-1 ADC Port Diagram



3.1.3 Port Description

Table 3-2 ADC Port Description

Port	I/O	Description
clk	input	clk input
drstn	input	digital part reset signal, active low
adcmode	input	mode selection 1'b0: temperature mode 1'b1:voltage mode
vsenctl	input	input source selection bit [2:0] 3'b000: glo_left 3'b001:glo_right 3'b010:loc_left (Corresponding to Bank1 GPIO) 3'b011: vtest 3'b100:vcc 3'b101:vccc 3'b111:vccx_buf

UG299-1.0.2E 11(23)

Port	I/O	Description
adcen	input	enable signal, active high
adcreqi	input	measurement request signal, valid rising edge
adcrdy	output	measurement completion signal, active high
adcvalue	output	bit[13:0] the measurement result output
mdrp_rdata	output	bit[7:0] mdrp_rdata
mdrp_clk	input	mdrp clock
mdrp_wdata	input	bit[7:0] mdrp_wdata
mdrp_a_inc	input	mdrp_a_inc
mdrp_opcode	input	bit[1:0] mdrp_opcode
tlvds_ibuf_adc_i	input	The adcvp signal from bank1
tlvds_ibuf_adc_ib	input	The adcvn signal from bank1
tlvds_ibuf_adc_adcen	input	The adc enable signal from bank1

3.1.4 Parameter Description

Table 3-3 ADC GUI Parameters

Parameter	Default Value	Description	
ADC Select	ADC	ADC	
ADC Mode	Temperature	Temperature/Voltage	
Division Factor	1	clock division 0: /1, 1: /2, 2: /4, 3: /8 Clock after frequency division, 500kHz~8MHz	
Clock Select	osc	clk source osc (2.5MHz) or CLK	
Sample Rate	64	sample rate configuration 4/8/16/32/64/128	
Sample Count	1024	sample count configuration 64/128/256/512/1024/2048	
Fscal Value	730(Temperature) 623(Voltage)	temperature mode: 510~948 voltage mode: 452~840	
Offset	-1180(Temperature) 0(Voltage)	temperature mode: -1560~-760 voltage mode: -410~410	
Dynamic Bank Enable (Voltage mode)	Unchecked	If checked, the tlvds_ibuf_adc ADC input interface (Bank1 input) will be enabled.	
glo_left	vcc	vcc/vcc_ext/vccio_bk1/vccc/pad The pad	

UG299-1.0.2E 12(23)

Parameter	Default Value	Description
(Voltage mode)		corresponds to the bank0/6/7 IOs, referred to as bus0. When using the IOs of these banks as ADC inputs, it is necessary to add the physical constraints as follows: USE_ADC_SRC_bus0 loc.
glo_right (Voltage mode)	vcc_reg	vcc/vcc_reg/vccc/vccm/vccio_bk4/ vccio_bk5/vccio _bk10/pad The pad corresponds to the bank2/3/4/5 IOs, referred to as bus0. When using the IOs of these banks as ADC inputs, it is necessary to add the physical constraints as follows: USE_ADC_SRC_bus1 loc.
vccx_buf (Voltage mode)	vccx	vccx

3.1.5 ADC Instantiation

Verilog Instantiation:

```
Gowin_ADC Gowin_ADC_inst (
    .adcrdy(adcrdy_o),
    .adcvalue(adcvalue_o),
    .mdrp_rdata(mdrp_rdata_o),
    .vsenctl(vsenctl_i),
    .adcen(adcen_i),
    .clk(clk_i),
    .drstn(drstn_i),
    .adcreqi(adcreqi_i),
    .adcmode(adcmode_i),
    .mdrp_clk(mdrp_clk_i),
    .mdrp_wdata(mdrp_wdata_i),
    .mdrp_a_inc(mdrp_a_inc_i),
    .mdrp_opcode(mdrp_opcode_i)
);
```

Vhdl Instantiation:

UG299-1.0.2E 13(23)

```
component Gowin ADC
    port (
        adcrdy: out std_logic;
        adcvalue: out std_logic_vector(13 downto 0);
        mdrp_rdata: out std_logic_vector(7 downto 0);
        vsenctl: in std_logic_vector(2 downto 0);
        adcen: in std logic;
        clk: in std_logic;
        drstn: in std_logic;
        adcreqi: in std logic;
        adcmode: in std logic;
        mdrp clk: in std logic;
        mdrp wdata: in std logic vector(7 downto 0);
        mdrp_a_inc: in std_logic;
        mdrp_opcode: in std_logic_vector(1 downto 0)
    );
end component;
Gowin_ADC_inst: Gowin_ADC
    port map (
        adcrdy => adcrdy o,
        adcvalue => adcvalue o,
        mdrp rdata => mdrp rdata o,
        vsenctl => vsenctl i,
        adcen => adcen i,
        clk => clk i,
        drstn => drstn i,
        adcreqi => adcreqi i,
        adcmode => adcmode i,
        mdrp_clk => mdrp_clk_i,
        mdrp wdata => mdrp wdata i,
        mdrp_a_inc => mdrp_a_inc_i,
```

UG299-1.0.2E 14(23)

```
mdrp_opcode => mdrp_opcode_i
);
```

3.2 ADC


3.2.1 Devices Supported

Table 3-4 Terminology and Abbreviations

Family	Series	Device
Arora [®]	GW5A	GW5A-138B
	GW5AS	GW5AS-138B
	GW5AT	GW5AT-138 / GW5AT-138B / GW5AT-75B
	GW5AST	GW5AT-138B

3.2.2 Port Diagram

Figure 3-2 ADC Port Diagram



3.2.3 Port Description

Table 3-5 ADCULC Port Description

Port	I/O	Description
clk	input	clk input

UG299-1.0.2E 15(23)

Port	I/O	Description
drstn	input	digital part reset signal, active low
		input source selection bit[2:0]
		3'b000:vtest
		3'b001:vdd09_0
vsenctl	input	3'b010:vdd09_1
VSCHOU	Input	3'b011:vdd09_2
		3'b100:vdd18_0
		3'b101:vdd18_1
		3'b111:vdd33
adcen	input	enable signal, active high
adcreqi	input	measurement request signal, valid rising edge
adcrdy	output	measurement completion signal, active high
adcvalue	output	bit[13:0] the measurement result output
	input	bit[9:0]
fscal_value		temperature mode: 510~948
		voltage mode: 452~840
		bit[11:0]
offset_value	input	emperature mode: -1560~-760
		voltage mode: -410~410
tlvds_ibuf_adc_i	input	The adcvp signal from bank6/7
tlvds_ibuf_adc_ib	input	The adcvn signal from bank6/7
tlvds_ibuf_adc_adcen	input	The adc enable signal from bank6/7
adcinbk6a	input	adcvp from Bank6 GPIO
adcinbk6b	input	adcvn from Bank6 GPIO
adcinbk7a	input	adcvp from Bank7 GPIO
adcinbk7b	input	adcvn from Bank7 GPIO

Table 3-6 ADCLRC Port Description

Port	I/O	Description
CLK	input	clk input
DRSTN	input	digital part reset signal, active low
VSENCTL	input	input source selection bit[2:0] 3'b000: adcv 3'b001: adct 3'b010: vdd09_0

UG299-1.0.2E 16(23)

Port	I/O	Description
		3'b011: vdd09_1
		3'b100: vdd18_0
		3'b101: vdd18_1
		3'b110: vdd33_0
		3'b111: vdd33_1
ADCEN	input	enable signal, active high
ADCREQI	input	measurement request signal, valid rising edge
ADCRDY	output	measurement completion signal, active high
ADCVALUE	output	bit[13:0] the measurement result output
		bit[9:0]
FSCAL_VALUE	input	temperature mode: 510~948
		voltage mode: 452~840
		bit[11:0]
OFFSET_VALUE	input	emperature mode: -1560~-760
		voltage mode: -410~410
TLVDS_IBUF_ADC_I	input	The adcvp signal from bank2/3
TLVDS_IBUF_ADC_IB	input	The adcvn signal from bank2/3
TLVDS_IBUF_ADC_ADCEN	input	The adc enable signal from bank2/3
ADCINBK2A	input	adcvp from Bank2 GPIO
ADCINBK2B	input	adcvn from Bank2 GPIO
ADCINBK3A	input	adcvp from Bank3 GPIO
ADCINBK3B	input	adcvn from Bank3 GPIO
ADCINBK4A	input	adcvp from Bank4 GPIO
ADCINBK4B	input	adcvn from Bank4 GPIO
ADCINBK5A	input	adcvp from Bank5 GPIO
ADCINBK5B	input	adcvn from Bank5 GPIO

3.2.4 Parameter Description

Table 3-7 ADCULC GUI Parameters

Parameter	Default Value	Description
ADC Select	ADCULC	ADCULC/ADCLRC
ADC Mode	Temperature	Temperature/Voltage
Division Factor	1	clock division 0: /1, 1: /2, 2: /4, 3: /8 Clock after frequency division, 500kHz~8MHz

UG299-1.0.2E 17(23)

Parameter	Default Value	Description
Clock Select	OSC	clk source
	030	osc(2.5MHz) /CLK/IO
		vsenctl control port
VSEN Control	Unchecked	If checked, the ADC IP generated has no vsenctl
		signal.
Sample Rate	64	sample rate configuration 4/8/16/32/64/128
Sample Count	1024	sample count configuration 64/128/256/512/1024/2048
	730(Temperature)	temperature mode: 510~948
Fscal Value	623(Voltage)	voltage mode: 452~840
	-1180(Temperature)	temperature mode: -1560~-760
Offset	0(Voltage)	voltage mode: -410~410
Dynamic Bank		If checked,the tlvds ibuf adc ADC input port will
Enable	Unchecked	be enabled.
(Voltage mode)		(Bank6/7 input)
vtest	vcc	vcc
(Voltage mode)		
vdd09_0	vccm	vccm
(Voltage mode)		
vdd09_1	vdda_serdes_q0	vdda_serdes_q0/vddt_serdes_q0/vdda_mipi_m0/
(Voltage mode)		vddd_mipi_m0/ vdda_mipi_m1/ vddd_mipi_m1
vdd09_2	ADCINBK6	ADCINBK6/vcc/ ADCINBK7
(Voltage mode)		
Vdd18_0	vddh_serdes_q0	vddh_serdes_q0/vccx_mipi_m0/ vccx_mipi_m1
(Voltage mode)		
Vdd18_1	VCCX	vccx
(Voltage mode)		
Vdd33	vccio_bk6	vccio_bk6/vccio_bk7
(Voltage mode)		

UG299-1.0.2E 18(23)

Table 3-8 ADCLRC GUI Parameters

Parameter	Default Value	Description
ADC Select	ADCULC	ADCULC/ADCLRC
ADC Mode	Temperature	Temperature/Voltage
Division Foots	1	clock division 0: /1, 1: /2, 2: /4, 3: /8
Division Factor	1	Clock after frequency division, 500kHz~8MHz
Clock Select	osc	clk source
Clock Gelect	000	osc(2.5MHz) /CLK/IO
VSEN Control	Unchecked	vsenctl control port
VOLIT CONTO	Grioriosked	If checked, the ADC IP generated has no vsenctl signal.
Sample Rate	64	sample rate configuration
		4/8/16/32/64/128
Sample Count	1024	sample count configuration
		64/128/256/512/1024/2048
Fscal Value	730(Temperature)	temperature mode: 510~948
	623(Voltage)	voltage mode: 452~840
	-	temperature mode: -1560~-760
Offset	1180(Temperature) 0(Voltage)	voltage mode: -410~410
Dynamia Bank	o(voitage)	If abouted the thirds, ibut, add. ADC input part will be
Dynamic Bank Enable	Unchecked	If checked,the tlvds_ibuf_adc ADC input port will be enabled.
(Voltage mode)	Changened	(Bank2/3 input)
vdd09 0	vdda serdes q1	vdda serdes q1/vddt serdes q1/vcc/ADCINBK2/ADCINBK
(Voltage mode)		3
vdd09_1	ADCINBK4	ADCINBK4/vcc/ ADCINBK5
(Voltage mode)		
vdd18_0	vddh_serdes_q1	vddh_serdes_q1/ vccx
(Voltage mode)		
vdd18_1	vccx	vccx
(Voltage mode)		
vdd33_0	vccio_bk2	vccio_bk2/vccio_bk3
(Voltage mode)		
vdd33_1	vccio_bk4	vccio_bk4/ vccio_bk5/vccio_bk10
(Voltage mode)		

UG299-1.0.2E 19(23)

3.2.5 ADC Instantiation (Take ADCULC as an Example)

Verilog Instantiation:

```
Gowin ADC Gowin ADC inst(
            .adcrdy(adcrdy o), //output adcrdy
            .adcvalue(adcvalue o), //output [13:0] adcvalue
            .adcinbk6a(adcinbk6a i), //input adcinbk6a
            .adcinbk6b(adcinbk6b i), //input adcinbk6b
            .adcinbk7a(adcinbk7a i), //input adcinbk7a
            .adcinbk7b(adcinbk7b i), //input adcinbk7b
            .vsenctl(vsenctl i), //input [2:0] vsenctl
            .adcen(adcen i), //input adcen
            .clk(clk i), //input clk
            .drstn(drstn_i), //input drstn
            .adcreqi(adcreqi_i) //input adcreqi
       );
VhdI Instantiation:
       component Gowin ADC
            port (
                adcrdy: out std_logic;
                adcvalue: out std_logic_vector(13 downto 0);
                adcinbk6a: in std logic;
                adcinbk6b: in std logic;
                adcinbk7a: in std logic;
                adcinbk7b: in std_logic;
                vsenctl: in std_logic_vector(2 downto 0);
                adcen: in std logic;
                clk: in std logic;
                drstn: in std logic;
                adcreqi: in std logic
            );
       end component;
```

UG299-1.0.2E 20(23)

```
Gowin_ADC_inst: Gowin_ADC

port map (

adcrdy => adcrdy_o,

adcvalue => adcvalue_o,

adcinbk6a => adcinbk6a_i,

adcinbk7b => adcinbk7a_i,

adcinbk7b => adcinbk7b_i,

vsenctl => vsenctl_i,

adcen => adcen_i,

clk => clk_i,

drstn => drstn_i,

adcreqi => adcreqi_i

);
```

UG299-1.0.2E 21(23)

4 ADC Configuration and Call


You can click "Tools > IP Core Generator" in Gowin Software to call and configure ADC.

The following description takes the GW5A-25 ADC call as an example.

4.1 ADC Configuration

The ADC configuration interface is shown in Figure 4-1.

Figure 4-1 ADC Configuration



UG299-1.0.2E 22(23)

4.2 Generation Files

After ADC configuration, it will generate three files that are named after the "File Name". Take the default configuration as an example:

- "gowin_adc.v" file is a complete Verilog module to generate instance Gowin_ADC;
- "gowin_adc_tmp.v" is a template file for IP designs;
- "gowin_adc.ipc" file is an IP configuration file for users to load and configure the IP.

Note!

If VHDL is selected as the hardware description language, the first two files will be named with .vhd suffix.

UG299-1.0.2E 23(23)

