
Blocchi RTL combinatori


Multiplexer Mux 4:1 ad 1 bit library ieee; use ieee.std_logic_1164.all; entity mux_4_to_1_w1 is Port(I3: in STD_LOGIC; 13 I2: in STD_LOGIC; I1: in STD_LOGIC; IO: in STD_LOGIC; S: in STD_LOGIC_VECTOR (1 downto 0); Y: out STD_LOGIC); end mux_4_to_1_w1; S1S0 10 architecture Behavioral of mux_4_to_1_w1 is begin with S select y <= IO when "00", I1 when "01" I2 when "10". I3 when others: end Behavioral; Mux 4:1 ad 4 bit library ieee; use ieee.std_logic_1164.all; entity mux_4_to_1_w4 is Port (I3 : in std_logic_vector(3 downto 0); I2 : in std_logic_vector(3 downto 0); I1 : in std_logic_vector(3 downto 0); I0 : in std_logic_vector(3 downto 0); S : in std_logic_vector(1 downto 0); Y : out std_logic_vector(3 downto 0)); end mux_4_to_1_w4; S1S0 10 architecture Behavioral of mux_4_to_1_w4 is with S select y <= IO when "00", I1 when "01", I2 when "10", I3 when others; end Behavioral;


Decoder




Esempi di decoder binatio da 3 to 8 con uscite attive basse ed enable attivo basso.


```
-- Versione descritta mediante with-select-when
-- Versione descritta mediante processo
library ieee;
                                                   library ieee;
use ieee.std_logic_1164.all;
                                                   use ieee.std_logic_1164.all;
entity dec_3_to_8_le is
                                                   entity dec_3_to_8_le is
 Port (n_g: in std_logic;
                                                    Port (n_g: in std_logic;
       s : in std logic vector(2 downto 0);
                                                           s : in std logic vector(2 downto 0);
       n_y : out std_logic_vector(7 downto 0));
                                                           n_y : out std_logic_vector(7 downto 0));
end dec_3_to_8_le;
                                                   end dec_3_to_8_le;
architecture Behavioral of dec_3_to_8_le is
                                                   architecture Behavioral of dec_3_to_8_le is
begin
                                                   signal ens: std_logic_vector(3 downto 0);
process(n_q, s)
begin
                                                   begin
   if (n_g = '1') then n_y \leftarrow "11111111";
                                                           ens <= n_g & s;
   else
                                                           with ens select
                                                                   n_y<= "11111110" when "0000",
     case s is
                                                                          "11111101" when "0001",
       when "000"
                      => n_y <= "11111110";
       when "001"
                                                                          "11111011" when "0010",
                      => n_y <= "11111101";
       when "010"
                      => n_y <= "11111011";
                                                                          "11110111" when "0011",
       when "011"
                      => n_y <= "11110111";
                                                                          "11101111" when "0100".
       when "100"
                      => n_y <= "11101111";
                                                                          "11011111" when "0101",
       when "101"
                      => n_y <= "11011111";
                                                                          "10111111" when "0110".
       when "110"
                      => n_y <= "10111111";
                                                                          "01111111" when "0111",
       when others
                      => n_y <= "01111111";
                                                                          "11111111" when other:
                                                   end Behavioral:
     end case:
   end if:
end process;
end Behavioral:
```







ALU a 4 bit



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity alu is
port ( a, b:
              in std_logic_vector(3 downto 0);
       aout : out std_logic_vector(3 downto 0));
               in std_logic_vector(2 downto 0);
       op:
end alu;
architecture behavior of alu is
begin
process (op, a, b)
       begin
       case op is
               when "000"
                              => aout <= "0000";
               when "001"
                              => aout <= b - a;
               when "010"
                              => aout <= a - b;
               when "011"
                              => aout <= a + b;
               when "100"
                              => aout <= a xor b;
               when "101"
                              => aout <= a or b;
               when "110"
                              => aout <= a and b;
               when others => aout <= "1111";
       end case;
end process;
end behavior;
```

Contatore binario

clk : ingresso di clock ;

reset : ingresso di reset, attivo alto;n_en : ingresso di abilitazione al conteggio, attivo basso;


conteggio, attivo bass

q(7:0) : uscita contatore;

n_rc : segnale di ripple carry attivo

basso. Si attiva per $\frac{1}{2}$ ciclo di clock quando il contatore è nell'ultimo

stato.



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity cnt_bin is
        generic(width : integer:=8);
port ( reset : in std_logic;
       clk
               : in std_logic;
        n_en : in std_logic;
               : out std_logic_vector (width-1 downto 0);
              : out std_logic);
        n_rc
end cnt_bin;
architecture behavioral of cnt_bin is
signal tmp : std_logic_vector (width-1 downto 0);
begin
q \leftarrow tmp;
cnt: process(clk, reset)
                               -- counter process
       begin
        if (clk'event and clk = '1')
                                       then
               if (reset='1') then
                               tmp <= (others => '0');
               elsif (n_en ='1') then
                               tmp \leftarrow tmp + 1;
               end if:
       end if:
     end process;
rc: process(clk, n_en, tmp)
                                       -- ripple carry
       begin
        n rc <= '1';
        if(tmp = (width-1 downto 0 => '1')) then
               n rc <= n en or clk;
        end if;
    end process;
end behavioral;
```