

Reti logiche

- combinatorie: output dipende da input
- sequenziali: output dipende da input presenti e passati



Sintesi

Funzione \rightarrow espressioni/formule \rightarrow schema logico


Analisi

schema logico \rightarrow espressioni/formule \rightarrow Funzione


half adder \rightarrow somma i bit di A e B con resto



MUX \rightarrow n: 2 n input, 1 solo output, e bit di selezione




rete sequenziale



latch-set
set
Reset

SR	Stato in	Stato nuovo
00	0	0
01	0	1
10	1	0
11	1	1



Mr-Flip SR

SR	Qn+1
00	0
01	0
10	1
11	X

FF JK

JK	Qn+1
00	Q
01	0
10	1
11	Q'

FF T
Toggle
L
fa il set a
al cambio di
stato del bit

registri



Pam

- La struttura: clock
- La struttura: no clock

diagrammi stati



tabella stati

S	X
A	0 1
B	0 0
C	1 0

calcolo stati

A	B
0	0
0	1
1	0
1	1

reti costo minimo


use mintermi

contatore




sleep

- output attivi davanti ai diversi tempi di esecuzione
- dei circuiti
- come evitare



memoria

composta da n word
word composta da n bit



decoder

il decoder prende n bit e produce 2^n output
es: 3 bit produce 8 output

PLA

Programmable Logic Array

