cycle 4										
instruction status	i1	exec(2)	]							
	12	issue	1							
	13	dispatch								
	14									
			•							
functional unit status		Ua	ор	Fì	Fį	Fk	Qj	Qk	Rj	₽k
	shift	0								
	mult1	1	i1	R4	RO	R2	?	7	1	1
	mult2	1	i2	R6	R4	R8	mult1	?	0	1
	add	1	i3	R8	R2	R12	?	?	1	1
register result status	RO	R2	R4	R6	R8	R10	R12	R14	R16	
	0	0	mult1	mult2	add	0	0	0	0	

cycle 5										
instruction status	il	exec(3)	}							
	12	issue	1							
	i3	exec	1							
	i4		]							
functional unit status		Ua	ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	shift	0								
	mult1	1	i1	R4	RO	R2	?	?	1	1
	mult2	1	i2	R6	R4	(R8)	mult1	?	0	1
	add	1	13	R8 /	R2	R12	?	?	1	1
register result status	RO	R2	<b>£</b> 4	R6	R8	R10	R12	R14	R16	
	0	0	mult1	mult2	add	0	0	0	0	

cycle 6 no change cycle 7 no change cycle 8 no change

cycle 9				•						
instruction status	(1	write								
	i2	dispatch	7							
	i3	write								
	14	issue								
functional unit status		Ua	ОР	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	shift	0	1							
	mult1	0	-77							
	mult2	1	12	R6	R4	R8	mult1	?	(1)	~ 1.
	add	1	14	R4	R14	R16	?	?	٦	1
register result status	RO	R2	R4 -	R6	RS	R10	R12	R14	R16	_
	0	0	add	mult2	0	0	0	0	0	
			-		1000				·	-

is continues exec. iz is stalled is is executed in blocked

is continue exec. 12 is stalled 13 count write become  $F_K(iz) = F_i(iz) = > WAR$ 

After cycle 8:

i1 completes exect and stants write

( mults is cleaned R; (iz) is set to 1

i2 is dispatched

is starts write · add is replaced with it

i4 is issued