Fö 9/10 - 33 Fö 9/10 - 34

Branch Predication (cont'd)

Example:

```
if (a && b)
      j = j + 1;
else{
      if (c)
      else
            k = k - 1;
      m = k * 5
i = i + 1;
```

Assumptions:

The values are stored in registers, as follows: a: R0; b: R1; j: R2; c: R3; k: R4; m: R5; i: R6.

This sequence (for an ordinary processor) would be compiled to:

```
ΒZ
                R0. L1
                           branch if a == 0
      ΒZ
                R1. L1
                           branch if b == 0
      ADI
                R2, R2,#1 R2 ← R2 + 1;(integer)
      BR
                L4
L1:
     ΒZ
                R3, L2
                           branch if c == 0
      ADI
                R4, R4,#1 R4 ← R4 + 1;(integer)
      BR
                L3
L2:
      SBI
                R4, R4,#1 R4 ← R4 - 1;(integer)
L3:
     MPI
                R5, R4,#5 R5 ← R4 * 5;(integer)
L4:
      ADI
                R6, R6,#1 R6 ← R6 + 1;(integer)
```

Petru Eles, IDA, LiTH

Branch Predication (cont'd)

R4,#1 R4,#5 R4,#1 74. A. 4. MPI ADI SBI 6 if not(not(a == 0) and not(b == 0)) and not(not(c ==if not(not(a == 0) and not(b == 0)) and not(c == 0)and not(b not(not(a

R6,#1

R6,

P

if not(a == 0) and not(b == 0)

-et us read it in this way:

Petru Eles, IDA, LiTH

Datorarkitektur Fö 9/10 - 35

Branch Predication (cont'd)

The same with predicated execution: (all predicates are initialised as false)

```
P1, P2 = EQ(R0, #0)
(1)
```

(2)
$$\langle P2 \rangle P1, P3 = EQ(R1, #0)$$

<P3> ADI R2, R2,#1 (3)

<P1> P4, P5 = NEQ(R3, #0) (4)

(5)<P4> ADI R4, R4,#1

(6) <P5> SBI R4, R4,#1

(7)<P1> MPI R5, R4,#5

(8) ADI R6, R6,#1

- The compiler can plan all these instructions to be issued in parallel, except (5) and (6) which are data-dependent.
- Instructions can be started before the particular predicate on which they depend is known. When the predicate will be known, the particular instruction will or will not be committed.

Fö 9/10 - 36 Datorarkitektur

Speculative Loading

You remember when we discussed "delayed loading" (Fö. 5/6):

The load is placed so that memory latency is avoided (the value is already there when it's needed):

> loads from address X into R1 LOAD R1,X $R2 \leftarrow R2 + R1$ ADD R2,R1

R4 ← R4 + R3 ADD R4,R3 R2,R4 R2 ← R2 - R4 SUB

LOAD R1,X loads from address X into R1

ADD R4,R3 $R4 \leftarrow R4 + R3$ R2,R1 R2 ← R2 + R1 ADD SUB R2,R4 R2 ← R2 - R4