cycle 4			ı							
instruction status	i1	exec(2)								
	i2	issue								
	i3	dispatch								
	i4									
functional unit status		Ua	ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	shift	0								
	mult1	1	i1	R4	R0	R2	?	?	1	1
	mult2	1	i2	R6	R4	R8	mult1	?	0	1
	add	1	i3	R8	R2	R12	?	?	1	1
register result status	RO	R2	R4	R6	R8	R10	R12	R14	R16	
	0	0	mult1	mult2	add	0	0	0	0	

cycle 5										
instruction status	i1	exec(3)								
	i2	issue								
	i3	exec								
	i4									
functional unit status		Ua	ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	shift	0								
	mult1	1	i1	R4	R0	R2	?	?	1	1
	mult2	1	i2	R6	R4	R8	mult1	?	0	1
	add	1	i3	R8	R2	R12	?	?	1	1
register result status	R0	R2	R4	R6	R8	R10	R12	R14	R16	_
	0	0	mult1	mult2	add	0	0	0	0	1

cycle 6 no change cycle 7 no change cycle 8 no change

cycle 9										
instruction status	i1	write								
	i2	dispatch								
	i3	write								
	i4	issue								
functional unit status		Ua	ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	shift	0								
	mult1	0								
	mult2	1	i2	R6	R4	R8	mult1	?	1	1
	add	1	i4	R4	R14	R16	?	?	1	1
register result status	R0	R2	R4	R6	R8	R10	R12	R14	R16	_
	0	0	add	mult2	0	0	0	0	0	
							,		,	-