EXAMPLE: SCOREBOARDING (in-order issue, out-of-order completion)

i1: R4<-R0*R2

i2: R6<-R4*R8 RAW with i1 i3: R8<-R2+R12 WAR with i2

i4: R4<-R14+R16 WAW with i1

Pipeline architecture

mult1	six cycle latency
mult2	six cycle latency
add	one cycle latency
shift	one cycle latency
	*

cycle 1											and P4=0 => is can be
instruction status	i1	issue]								must have a standay
	i2		1								and P4=0 => 11 can be
	i3	_]								1 ssu col
	j4]								a Commence of
functional unit status		Ua	ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	shift	0			Ì			1.5			
	mult1	1	i1	R4	RO	R2	?	?	1	1)	
	mult2	0							-		
	add	0									
register result status	RO	R2	R4	R6	R8	R10	R12	R14	R16		
	0	0	mult1	0	0	0	0	0	0		of are -1. But I is
										<u>'</u>	which can be dispatched Moreover Po => iz can be 15 suco
											which can be obsign along
cycle 2			_	ıi							Trouver 1 =0 => iz can be
instruction status	i1	dispatch] → 1lao	l opil.							158400
	i2	issue	1								

cycle 2				ı						
instruction status	i1	dispatch]→ rea	d option						
	i2	issue	1	*						
	i3		1							
	i4]							
				27	-27				05	
functional unit status		Ua	op	F↓	Fj	Fk	Qj	Qk	Rj	Rk
	shift	0								
	mult1	1	11	R4	RO	R2	?	?	1	1
	mult2	1	12	R6	R4	R8	mult1	1.?	(0	1)_
	add	0								
register result status	RO	R2	R4	R6	R8	R10	R12	R14	R16	
	0	0	mult1	mult2	0	0	0	0	0	1

cycle 3										
instruction status	(1	exec(1)								
	i2	issue								
	i3	issue								
	14									
functional unit status		Ua	ор	F	Fj	Fk	Qj	Qk	Rj	Rk
	shift	0			[-
	mult1	1	i1	R4	RO	R2	?	?	1	1
	mult2	1	12	R6	R4	R8	mult1	?	0	1
	add	1	i3	R8	R2	R12	?	7	(1	1)
		_						_		
register result status	RO	R2	R4	R6	R8	R10	R12	R14	R16	_ `
	0	0	mult1	mult2	add	0	0	0	0	1

and P4=0 => is initially free issued

P8=0 => i31s issued
i1 stents execution

is continues exec.
is is still stalled, as R; = O(RAW.

is obspotded

is count to issued for two
reasons:

1) A to (no unit fee)