

# UART LIFO

Andrea Ćirić 2016/202 University of Belgrade, School of Electrical Engineering


# Project 16. UART LIFO

USB on UART TTL, 4 × switch

Implement serial transmitter and receiver UART that can run on multiple bit rates. Bit rates are defined using three switches. Computer sends multiple data until carriage return when data should be sent to output in reverse order (Last In First Out).



# components



## Bit Rate Generator

Generates a bit rate array based on values of three input switches.


#### **UART**


Implementation of UART (Universal Asynchronous Receiver-Transmitter) which can work on 8 different bit rates.

#### LIFO MEMORY

Implementation of memory that works on the principle of LIFO (Last In First Out) -> stack

# components







#### Bit Rate Generator

#### Description:

Gets three input logic values (bit0, bit1, bit2) and depending on them, it generates a three-bit output (bitrate) that goes to the uart component that generates a bitrate (bit/s) value.

#### Inputs/Outputs:


clock - system clock

bit0, bit1, bit2 - input values that generate bitrate value

bitrate - output array generated from input bitX values

change\_ack - 1 if there is a change, otherwise it's 0

#### Bit Rate Generator



The figure shows how after the change on the switches a new bitrate value is generated until the next switch change and the change\_ack signal is generated after the change lasting one period of the clock signal.

## **UART**

Description:

Implements a universal asynchronus receivertransmitter.

Data: Start bit value 0, 8 data bits and stop bit value 1

#### Bit rate values:

```
"000" => bit rate = 1200 bits/s

"001" => bit rate = 2400 bits/s

"010" => bit rate = 4800 bits/s

"011" => bit rate = 9600 bits/s

"100" => bit rate = 19200 bits/s

"101" => bit rate = 38400 bits/s

"110" => bit rate = 57600 bits/s

"111" => bit rate = 115200 bits/s
```

start bit / bit 0 / bit 1 / bit 2 / bit 3 / bit 4 / bit 5 / bit 6 / bit 7 / stop bit

## **UART**

```
Inputs/Outputs:
   General:
                       - reset signal
       reset
       clock
                       - system clock 50MHz
   Bit rate:
                      - input array that generates bit rate value
       bitrate_in
   Transmitter:
                      - input 8 bit data to transmit
       data_in
       data_in_ack
                      - input signal that says data is in and ready to transmit
                      - serial data output
       tx
   Receiver:
       data_out
                      - output 8bit received data
       data_out_ack - output signal that data is received
                      - serial data input
       rx
```




#### **UART:** bit rate


```
TRANSMITTER_CLK : process (clock)
begin
    if rising_edge (clock) then
        if reset = 'l' or (not (bitrate_buffer = bitrate)) then
            baud_counter_Tx <= (others => '0');
            write_signal <= '0';
            provera <= (others => '0');
        else
        if baud_counter_Tx = sample_Tx - 1 then
            baud_counter_Tx <= (others => '0');
        write_signal <= 'l';
        provera <= provera + 1;
        else
            baud_counter_Tx <= baud_counter_Tx + 1;
            write_signal <= '0';
        end if;
    end if;
end if;
end process TRANSMITTER_CLK;</pre>
```

Data is being sent to serial output on every write signal. Signal "provera" counts how many times a signal write has occured. Next images show that the number of bits sent to the serial output in one second really is same as bit rate, i.e., the condition is met.


## **UART:** bit rate



## **UART:** bit rate




## **UART:** transmit



The figure shows the transmit process. When data is in (data\_in\_ack is high) and on the first write signal start bit '0' is sent to the serial output. After that 8 data bits are sent on write signal to the output and then stop bit '1'.

## **UART:** receive



In state stIdleRx if, on sample signal, zero is detected on rx input signal, read signals are being generated on every 7th sample to be sure to read every input bit right. If on the first read signal there is still zero value that means it is start bit and machine goes to the stDataRx state where next 8 bits that represent data bits are read.

#### **UART:** receive



After 8 data bits, machine goes to the state stStopRx where it checks if stop bit is really '1'. If it is not, data is not sent to the output. On the figure it is shown that first and second data are read correctly. The third data is not read because stop bit is not correct and fourth bit is read correctly. Data\_out\_ack is '1' when data is read correctly and sent to the output.

#### LIFO MEMORY

#### Description:

Implements a simple stack with a generic data size and a generic memory size that could be changed dpending on the need. The stack has two control signals, push and pop. When push is high, the value on the data input is added to the stack. When pop is high the top value on the stack is removed. Any attempt to add a value to a full stack or pop from empty stack is ignored and error outputs (is\_full and is\_empty) are generated.



#### LIFO MEMORY

#### Inputs/Outputs:

clock - system clock

restart - reset signal

data\_in - input value to be put on top


data\_out - output value removed from the top

pop - input value if high then remove data from the top

push - input value if high then write data to the top

is\_full - output value if high that means stack is full

is\_empty - output value if high that means stack is empty



#### LIFO MEMORY



The image shows how the data is added to the memory on the push signal, and on the pop signal data is written from the memory in LIFO order.



## and finally...

Last three components are used in order to make the last component UART LIFO.

#### **UART LIFO**

#### Description:

Gets input data until input value is enter (Carriage Return = "00001101"). Values go to the uart transmitter then through serial port to the uart receiver. From uart receiver output values are being stored in the LIFO memory (stack). When input value is enter, stored values are written to the output in the LIFO order.



#### **UART LIFO**

#### Inputs/Outputs:

clock - system clock

restart - reset signal

bitrate\_bit0 - input values that generate bitrate value

bitrate\_bit1 - -||-

bitrate\_bit2 - -||-

data\_in - input data values


data\_in\_ack - input signal that says data is in and ready to transmit

data\_out - output data values

error - output signal high if memory is full



#### **UART LIFO**



Input data (data\_in) goes from uart transmitter through serial port (tx\_rx) to uart receiver then to lifo memory (uart\_to\_memory). On ack\_uart\_to\_memory data is pushed on top of the stack until the data is equal carriage return when all data written is being sent to the output (data\_out) in the reverse order.




# Post Synthesis

Because the UART LIFO design is too big, Quartus Prime Lite Edition does not support the simulation so Gate Level Simulation is done for UART component.

# Post Synthesis: UART







# further possible refinements

## change #1

For data to be sent back to computer, there shoud be another UART component.

## change #2

Incoming data can be put to memory (FIFO) so it doesn't depend on serial communication speed.





# Author

Andrea Ćirić

andreaciric23@gmail.com

github.com/andreaciric linkedin.com/in/andrea-ciric/