

UART LIFO

Andrea Ćirić 2016/202 University of Belgrade, School of Electrical Engineering


Project 16. UART LIFO

USB on UART TTL, 4 × switch

Implement serial transmitter and receiver UART that can run on multiple bit rates. Bit rates are defined using three switches. Computer sends multiple data until carriage return when data should be sent to output in reverse order (Last In First Out).



components



Bit Rate Generator

Generates a bit rate array based on values of three input switches.

UART


Implementation of UART (Universal Asynchronous Receiver-Transmitter) which can work on 8 different bit rates.

LIFO MEMORY

Implementation of memory that works on the principle of LIFO (Last In First Out) -> stack

components







Bit Rate Generator

Description:

Gets three input logic values (bit0, bit1, bit2) and depending on them, it generates a three-bit output (bitrate) that goes to the uart component that generates a bitrate (bit/s) value.

Inputs/Outputs:


clock - system clock

bit0, bit1, bit2 - input values that generate bitrate value

bitrate - output array generated from input bitX values

change_ack - 1 if there is a change, otherwise it's 0

Bit Rate Generator



The figure shows how after the change on the switches a new bitrate value is generated until the next switch change and the change_ack signal is generated after the change lasting one period of the clock signal.

UART

Description:

Implements a universal asynchronus receivertransmitter.

Data: Start bit value 0, 8 data bits and stop bit value 1

Bit rate values:

```
"000" => bit rate = 1200 bits/s

"001" => bit rate = 2400 bits/s

"010" => bit rate = 4800 bits/s

"011" => bit rate = 9600 bits/s

"100" => bit rate = 19200 bits/s

"101" => bit rate = 38400 bits/s

"110" => bit rate = 57600 bits/s

"111" => bit rate = 115200 bits/s
```

start bit / bit 0 / bit 1 / bit 2 / bit 3 / bit 4 / bit 5 / bit 6 / bit 7 / stop bit

UART

```
Inputs/Outputs:
   General:
                       - reset signal
       reset
       clock
                       - system clock 50MHz
   Bit rate:
                      - input array that generates bit rate value
       bitrate_in
   Transmitter:
                      - input 8 bit data to transmit
       data_in
       data_in_ack
                      - input signal that says data is in and ready to transmit
                      - serial data output
       tx
   Receiver:
       data_out
                      - output 8bit received data
       data_out_ack - output signal that data is received
                      - serial data input
       rx
```



UART

Na slici se vidi kako se nakon promene na prekidačima generiše nova vrednost bitrate do sledeće promene prekidača i signal change_ack u trajanju od jednog perioda taktnog signala.

LIFO MEMORY

Description:

Implements a simple stack with a generic data size and a generic memory size that could be changed dpending on the need. The stack has two control signals, push and pop. When push is high, the value on the data input is added to the stack. When pop is high the top value on the stack is removed. Any attempt to add a value to a full stack or pop from empty stack is ignored and error outputs (is_full and is_empty) are generated.



LIFO MEMORY

Inputs/Outputs:

clock - system clock

restart - reset signal

data_in - input value to be put on top


data_out - output value removed from the top

pop - input value if high then remove data from the top


push - input value if high then write data to the top

is_full - output value if high that means stack is full

is_empty - output value if high that means stack is empty



LIFO MEMORY



The image shows how the data is added to the memory on the push signal, and on the pop signal data is written from the memory in LIFO order.



and finally...

Last three components are used in order to make the last component UART LIFO.

UART LIFO

Description:

Gets input data until input value is enter (Carriage Return = "00001101"). Values go to the uart transmitter then through serial port to the uart receiver. From uart receiver output values are being stored in the LIFO memory (stack). When input value is enter, stored values are written to the output in the LIFO order.



UART LIFO

Inputs/Outputs:

clock - system clock

restart - reset signal

bitrate_bit0 - input values that generate bitrate value

bitrate_bit1 - -||-

bitrate_bit2 - -||-

data_in - input data values


data_in_ack - input signal that says data is in and ready to transmit

data_out - output data values

error - output signal high if memory is full



UART LIFO



Input data (data_in) goes from uart transmitter through serial port (tx_rx) to uart receiver then to lifo memory (uart_to_memory). On ack_uart_to_memory data is pushed on top of the stack until the data is equal carriage return when all data written is being sent to the output (data_out) in the reverse order.



further possible refinements

change #1

For data to be sent back to computer, there shoud be another UART component.

change #2

Incoming data can be put to memory (FIFO) so it doesn't depend on serial communication speed.





Author

Andrea Ćirić

andreaciric23@gmail.com

github.com/andreaciric/ linkedin.com/in/andrea-ciric/