

CS 856: Programmable Networks

Lecture 3: Programmable Switch Architectures


Mina Tahmasbi Arashloo Winter 2023

Logistics

- Reviews are due Monday, Jan 30, at 5pm.
- Project proposal is due Jan 31.

Recap: Making the data-plane "more programmable"


- OpenFlow started as a simple abstraction of the data plane
 - One big look-up table, matching on 12 fields, a handful of actions.
- It quickly grew larger
 - There was a need more fields, multiple tables, ...
- Why not open the interface even more?



Controller to switch

Runtime communication

- add/remove/modify table entries
- send packet
- request traffic statistics



Controller to switch

Headers and Parsing

- Header X and Y look like this
- To parse header X, look at the bytes B1 to B2 in the packet...

Table Configuration

- Table T1 should use X for match and A1 or A2 for actions.
- Table T2 should use ...

Runtime communication

- add/remove/modify table entries
- send packet
- request traffic statistics

Not restricted to certain protocols → Protocol-Independent Commoner

Controller to switch

Headers and Parsing


- Header X and Y look like this
- To parse header X, look at the bytes B1 to B2 in the packet...

Table Configuration

- Table T1 should use X for match and A1 or A2 for actions.
- Table T2 should use ...

Runtime communication


- add/remove/modify table entries
- send packet
- request traffic statistics




Controller to switch

- Headers and Parsing
 - Header X and Y look like this
 - To parse header X, look at the bytes B1 to B2 in the packet...
- Table Configuration
 - Table T1 should use X for match and A1 or A2 for actions.
 - Table T2 should use ...
- Runtime communication
 - add/remove/modify table entries
 - send packet
 - request traffic statistics


Switch data planes need to process packets very fast




Switch data planes need to process packets very fast




There is a trade-off between programmability and performance





programmability and performance General-purpose processors like CPUs can be programmed to execute any logic. **CPU FPGA ASICs Programmability Performance**








- Switching chips were implemented as ASICs customized for packet processing
 - Packet parsing
 - forwarding look-up tables
 - O ...
- Is it possible to have a high-speed reconfigurable switch data plane?
- How much reconfigurability can we add to the switch data plane and still be able to perform high-speed packet processing?















What should a "programmable" switch look like?


- We can't make everything programmable
 - the programmability-performance trade-off
- Which parts are subject to more innovation?
- The logic of which part do we want to change more frequently?
- Where can we afford to pay the overhead of programmability?

PISA: Protocol-Independent Switch Architecture


- First academic proposal was Reconfigurable Match Tables (RMT)
- Later evolved and renamed PISA





- Takes bits from a packet and outputs a Packet Header Vector (PHV)
- Think of the PHV as the collection of all the header fields that are parsed from the packet and will be used later in the match-action tables.




- Takes bits from a packet and outputs a Packet Header Vector (PHV)
- Think of the PHV as the collection of all the header fields that are parsed from the packet and will be used later in the match-action tables.











TCAM can be used to implement a match-action table


Turns out we can use match-action table for programmable parsing.

The parser is "programmed" by changing the contents of the TCAM and the RAM






- Suppose H1 has two fields: A is 4 bits and B is 1 bits.
- If the value of B is 1, the next header to be parsed is H2
- H2 has one field, C, that is 2 bits.



We have three states.

- s0: parse H1
- s1: done parsing H1
- s2: done parsing all headers


- Suppose H1 has two fields: A is 4 bits and B is 1 bits.
- If the value of B is 1, the next header to be parsed is H2
- H2 has one field, C, that is 2 bits.




Memory

Computation/Logic

The TCAM matches on the state and the first N bits in header data.




- Suppose H1 has two fields: A is 4 bits and B is 1 bits.
- If the value of B is 1, the next header to be parsed is H2
- H2 has one field, C, that is 2 bits.



We populate the TCAM with 3 entries.

Entry 1: if state is s0, independent of header date, take action 0

- Suppose H1 has two fields: A is 4 bits and B is 1 bits.
- If the value of B is 1, the next header to be parsed is H2
- H2 has one field, C, that is 2 bits.




The actions are defined in the RAM:

utation/Logic

We populate the TCAM with 3 entries.

Entry 2: if state is s1 and bit five is 1, take action 1

- Suppose H1 has two fields: A is 4 bits and B is 1 bits.
- If the value of B is 1, the next header to be parsed is H2
- H2 has one field, C, that is 2 bits.



The actions are defined in the RAM:


action 1: extract 2 bits and put them in the

utation/Logic

We populate the TCAM with 3 entries.


Entry 3: if state is s1 and bit five is 0, take action 2


- Suppose H1 has two fields: A is 4 bits and B is 1 bits.
- If the value of B is 1, the next header to be parsed is H2
- H2 has one field, C, that is 2 bits.



The actions are defined in the RAM:


utation/Logic







PISA: Protocol-Independent Switch Architecture

- First academic proposal was Reconfigurable Match Tables (RMT)
- Later evolved and renamed PISA




Ingress Processing






Ingress Processing

Once PHV for a packet is past Stage 1, Stage 1 can start processing the PHV of the next packet.




What happens inside a stage?



What happens inside a stage?

The following fours slides are adapted from Changhoon Kim's guest lecture at the "CSE 561: Computer Communication and Networks, Winter 2021" course at University of Washington

What happens inside a stage?





A Match-Action Unit:


Match: SRAM or TCAM for lookup tables, counters, meters, and generic hash tables.

Action: ALUs for standard boolean and arithmetic operations, header modification operations, hashing operations, etc.


A stage is a collection of match-action units.








Ingress Processing



PISA: Protocol-Independent Switch Architecture



Is PISA practical?

- The RMT paper that we read this week created a prototype and evaluated the overheads.
- Barefoot's Tofino switch was the first commercial switching chip with this architecture
 - With multiple "pipes" rather than just one.

PISA - Pros and Cons

- PISA has many advantages
 - It maintains some of the structure of high-speed switching chips
 - The architecture is amenable to high-speed implementation
 - It does a great job of identifying the kind of programmability that is needed in the networking domain (at least in the switch)
 - It was the first practical solution to providing meaningful programmability while maintaining high speed.
 - Paved the way for work on other programmable architectures


PISA - Pros and Cons

- But, it is not without disadvantages
- Resources can't be shared across stages
- The computational model is quite constrained
 - Feed forward pipeline: can't go back to previous stages
 - For each packet, you can only access the memory in each stage a limited number of times
 - The kinds of computations that the ALUs can do is also limited
- If what you want to do fits within the constraints, it runs at line rate
- If not, it doesn't run at all

Other proposed architectures: dRMT

- dRMT = disaggregated RMT
- The main idea is to separate the compute and memory resources and schedule how packets should share their access to each resource.
- Offers advantages over RMT
 - Can use resources more flexibly and efficiently.
 - It is possible to implement more complex logic but at lower performance (i.e., performance degradation as opposed to performance cliffs)
- But, uses more area and is harder to scale.

Other proposed architectures: dRMT




Other proposed architectures: Trio by Juniper Networks


 An interconnected collection of strong packet forwarding engines as opposed to a pipeline.

Shares similarities with dRMT but takes it further in terms of the flexibility

at the architecture level



Other proposed architectures: Trio by Juniper Networks



Paper 1: Forwarding metamorphosis: Fast programmable match-action processing in hardware for SDN

- Proposes the RMT architecture, which later evolves into PISA
- Published in 2013
- P4 was published in 2014 as an abstraction for programming these kinds of chips
- It showed that building such a programmable data plane is actually feasible.

Paper 2: Compiling packet programs to reconfigurable switches

- Published in 2015
- Describes how to compile P4-like programs to RMT-like switch data planes
- RMT, P4, and this paper collectively offered an end-to-end solution for programming the data plane.
 - RMT → the underlying hardware
 - \circ P4 \rightarrow the abstraction
 - \circ This paper \rightarrow the compiler

Additional Resources

- dRMT (SIGCOMM 2017)
- Trio (SIGCOMM 2022)
- FlexCore (NSDI 2022)
 - Can we (partially) reconfigure the switch data plane without disrupting traffic?
- Menshen (NSDI 2022)
 - Isolation mechanisms for high-speed packet-processing pipelines