Legacy PCI and PCI Express



Agenda

- 1. Peripheral Component Interconnect
- 2. PCI overview and Background
- 3. The Legacy PCI Bus Cycle

Peripheral Component Interconnect

If you ever have built or looked inside a desktop, you may have noticed that a few boards connected to the motherboard all use the same interface. Since the 1990's, computers have utilized the *Peripheral Component Interconnect* or **PCI** bus to attach additional components and hardware devices via expansion slots. Modern examples include graphics processing unit (GPU) boards and enthusiast-grade sound cards.


Although many PCI peripherals are now integrated into the motherboard itself or available as external USB devices, the PCI bus remains relevant today due to its widespread usage among industrial and enthusiast fields. Since PCIe is backwards compatible with its older standards and builds upon PCI concepts, we will first examine the fundamentals of the legacy PCI standard.

PCI overview and Background

As a component bus (a bus is essentially communication between multiple components), all PCI concepts revolve around maintaining and processing transactions between peripherals and the processor (CPU). The PCI bus can be thought of as a traffic light, controlling the flow of data transactions between devices while other peripherals must wait for their turn to use the PCI bus. The external PCI bus works in tandem with the system bus, which allows internal computer components like the CPU or RAM to communicate with each other, and other external buses like the Universal Serial Bus, such as connecting a printer using an external USB cable.


Legacy PCI is synchronous, in that all events occur on the edge of the computer's internal clock. A device would begin a data transaction and specify a start memory address, taking one clock cycle. Sending the data itself would take multiple cycles until the transaction finished, at which point the connection was ended.

PCI overview and Background



The northbridge's Bus Arbiter receives requests from all initiators (Bus Masters), decides which requester should monopolize the PCI bus, creates the transaction channel between the initiator and Target Device, and assigns a ready pin (GNT#).


From the southbridge, Bus Masters representing a peripheral can submit a request to use and monopolize the PCI bus. Each Bus Master has a pair of pins that they can request with (REQ#) or know when the bus is available to use (GNT#).



As mentioned before, Legacy PCI is synchronous as in events occur on clock edges. To illustrate this bus cycle better, we will examine a simple example of a typical bus transaction. Rising clock edges are marked with dotted lines whenever signals are driven or sampled.

Note

Signals with # are active LOW, signals without are active HIGH.



<u>CLK Edge 1</u> - FRAME# (Bus Access) and IRDY# (Initiator Ready for data) are inactive, so PCI bus is idle.

GNT# is active, showing that bus arbiter has selected this device to be the next initiator / Bus Master


<u>CLK Edge 2</u> - FRAME# is asserted by the initiator, indicating that a new transaction has started.

Initiator drives address and command for the transaction, other devices on bus will decode address to determine if they are being requested

<u>CLK Edge 3</u> - Initiator indicates that it is ready for data transfer by asserting IRDY# to active low

Arrow on AD bus shows that bus is undergoing turn-around cycle as ownership of signals changes (initiator drives address but also reads data on same pins)

TRDY# is not driven low on the same edge as AD changing to avoid possibility of both buffers trying to drive a signal simultaneously, which can cause damage from shared signals



<u>CLK Edge 4 - Device on bus has recognized requested address and has asserted DEVSEL# (device select)</u> to proceed with transaction


Also asserts TRDY# (target ready) to drive first part of read data onto AD bus

Since both IRDY# and TRDY# are active at the same time, data begins transferring on that clock edge

Initiator knows how many bytes will eventually be transferred, but target does not, so the target must check FRAME# to see if it is still asserted or not (will become inactive when done)

<u>CLK Edge 5</u> - Target is not ready to deliver next set, so it de-asserts TRDY# for one clock cycle and enters a Wait State

<u>CLK Edge 6</u> - Second data item is transferred, and since FRAME# is still asserted, the target knows that the initiator is still



<u>CLK Edge 7-</u> Initiator forces a Wait State, allowing device to pause a transaction and either quickly fill or empty a buffer without stopping the request

Often very inefficient as they will both stall their current transaction and prevent bus access to other devices

<u>CLK Edge 8</u> - Third data set is transferred, FRAME# is de-asserted so transaction is finished, at CLK edge 9 all control lines are turned off and bus becomes idle again

AMDI