
FIFO Exam 2023.11



Agenda


- Structure of Circuit
- •Finite-State Machine
- Simulation
- Timing Constraints
- Results of Synthesis

Finite-State Machine




Finite-State Machine

ROM TO LOGIC A TO FIFO




Finite-State Machine


• FIFO TO LOGIC B TO RAM




Transmitting Domain




wire operation when FIFO is Full




completion of data transfer form ROM to FIFO




Receiveing Domain




Simulation completion of data transfer form FIFO to RAM




Please tell me what the WNS of your design is under the default synthesis strategy?



What method is used for the FSM of the default strategy? What will be the difference if the report is changed to Gray-code mode?






Report different between the Strategy of FSM Extraction(AUTO/GRAY)

Utilization

Name ^1	Slice LUTs (32600)	Slice Registers (65200)	Block RAM Tile (75)	Bonded IOB (210)	BUFGCTRL (32)
∨ N TOP	47	156	1.5	35	4
> I u0 (blk_mem_gen_rom)	0	0	0.5	0	0
u1 (Block_rom)	11	50	0	0	0
> I u2 (fifo_generator_0)	27	56	0.5	0	0
■ u3 (Block_RAM)	9	50	0	0	0
> I u4 (blk_mem_gen_ram)	0	0	0.5	0	0

Power



Timing Summary

Setup		Hold			
Worst Negative Slack (WNS):	2.320 ns	Worst Hold Slack (WHS):	0.007 n		
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 n		
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0		
Total Number of Endpoints:	90	Total Number of Endpoints:	82		
All user specified timing constrai	nts are met				

Pulse Width

ioc Widdi	
Worst Pulse Width Slack (WPWS):	2.000 ns
Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0
Total Number of Endpoints:	73

AUTO


Slice Registers Block RAM BUFGCTRL Slice LUTs Bonded IOB (32600)(65200)Tile (75) (210)(32)



Power

Utilization

GRAY



Timing Summary Design Timing Summary

Setup		Hold		Pulse Width				
Worst Negative Slack (WNS):	2.320 ns	Worst Hold Slack (WHS):	0.007 ns	Worst Pulse Width Slack (WPWS):	2.000 ns			
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns			
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0			
Total Number of Endpoints:	90	Total Number of Endpoints:	82	Total Number of Endpoints:	70			

AMDLI together we advance_

Please provide your Timing constrain file

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Cell	Current Instance
5	trclk	5.000	0.000	2.500		[get_ports trclk]	gray.xdc		
6	rvclk	20.000	0.000	10.000		[get_ports rvclk]	gray.xdc		

```
create_clock -period 5.000 -name trclk -waveform {0.000 2.500} [get_ports trclk]
create_clock -period 20.000 -name rvclk -waveform {0.000 10.000} [get_ports rvclk]
```