
# **UART Note**

### Design Flow

- 1,編寫傳送的verilog代碼,並往PC上不斷發送0x00~0xFF 的數據,PC上的串口調適接收號以16HEX 表現。
- 2,編寫接收模塊,用收到的數據點亮LED。
- 3,最終目標,將接收模塊以及發送模塊包再一起,然後從PC的串口發收數據到FPGA,FPGA接收到數據在PC上顯示。




## Baud rate selection moudule



```
always@(posedge I_clk)
begin
    if(I_rst)
        R_bps_tx_cnt <= 13'd0;
    else if(I_bps_tx_clk_en == 1'b1)
        begin
        if(R_bps_tx_cnt == C_bps_select)
            R_bps_tx_cnt <= 13'd0;
        else
            R_bps_tx_cnt <= R_bps_tx_cnt + 1'b1;
    end
    else
        R_bps_tx_cnt <= 13'd0;
end


assign O_bps_tx_clk = (R_bps_tx_cnt ==13'd1)?1'b1:1'b0;</pre>
```

除頻器的概念,計數完,拉H,其餘時候都是L




看到BAUD RATE的CLK,程式每10個CLK,一個CYCLE,所以示波器上面有間隔,因為有EN PIN,所以每8bit 的資料的CLK,包含START BIT 跟STOP BIT所以總共有10 BIT,用到10 個CLK。

# Tx moudule







#### IDLE 初始資料

R\_transmiting為H,進入到START\_B

START\_B 將BPS\_CLK\_EN打開BAUD的CLK,在下個BAUD的CLK上升的時候開始傳遞資料。

BIT傳8BIT的資料,傳到第7BIT進入STOP\_B

STOP\_BO\_TX\_DONE 拉H,在下個CLK近來時候進入WAIT等到下一筆要傳書的資料,並且O\_RS232\_TXD傳1告知已進入WAIT將關閉CLK,等到I\_TX\_STRATFLAG近來在傳下筆資料。

```
reg R_transmiting = 1'b0;

// logic for flag transmiting
always@(posedge I_clk)
begin

if(I_rst)

R_transmiting <= 1'b0;
else if(0_tx_done)

R_transmiting <=1'b0;
else if(I_tx_start)

R_transmiting <= 1'b1;
end
```

當I\_tx\_start 近來,要重送資料的時候,R\_tramsmiting 為開始傳送資料的FLAG

```
### Always@(posedge I_clk)
begin
    if(I_rst)
        curr_state = IDLE;
    else
        curr_state = next_state;
end
```

將FSM分成三個部分進行撰寫,第一個針對狀態的邏輯。

```
VFSM next state logic
always@(*)
begin
    case(curr_state)
        IDLE:
            begin
                if(R_transmiting)
                begin
                   next_state = START_B;
                end
                else
                   next_state = IDLE;
           end
        START_B :
           begin
                if(I_bps_tx_clk)
                   next_state = B_0;
                else
                   next_state = curr_state;
           end
        B_0
            begin
                if(I_bps_tx_clk)
                   next_state = B_1;
                else
                   next_state = curr_state;
           end
        B_1
            begin
```

第二個部分,為針對進入下個狀態條件邏輯


```
Woutput logic
always@(*)
begin
   case(curr_state)
       IDLE:
           begin
              0_bps_tx_clk_en = 1'b0;
              0_rs232_txd <= 1'b0
              0_tx_done <= 1'b0 ;
           end
       START_B :
           begin
              0_bps_tx_clk_en = 1'b1;
              0_rs232_txd <= 1'b0 ;
              0_tx_done <= 1'b0 ;
           end
       B_0
           begin
              0_rs232_txd <= 1'b0 ;
              0_tx_done <= I_para_data[0];</pre>
           end
       B_1
           begin
              0_rs232_txd <= 1'b0 ;
              0_tx_done <= I_para_data[1];</pre>
           end
       B_2
           begin
              0_rs232_txd <= 1'b0 ;
              0_tx_done <= I_para_data[2];</pre>
           end
```

第三個部分,為每個狀態的OUTPUT 的邏輯。

```
always@(posedge I_clk)
begin
   if(I_rst)
       begin
          R_cnt_1s <= 31'd0;
          R_{data_reg} = 7'd0;
          R_tx_start_reg =1'd0;
       end
    else if(R_cnt_1s == 31'd5000)
       begin
           R_cnt_1s <= 31'd0
           R_data_reg <= R_data_reg + 1'b1
           R_tx_start_reg <= 1'b1
       end
    else
       begin
        R_cnt_1s <= R_cnt_1s + 1'b1
        R_tx_start_reg <= 1'b0
       end
end
```

資料傳輸的TOP 邏輯,作連續資料的傳輸,每5000次 +1,並且打開TX的EN PIN,進行傳輸,防止資料傳輸錯誤。


#### 開始傳輸資料



#### 傳輸資料01=>TX\_DONE0001




#### 傳輸資料02 => TX\_DONE 0010




#### 傳輸資料 0d=> TX\_DONE 1101

₩ I_clk	1			101		6 <b>5.</b>				-	
> W curr_state[63:0]	ldle	WAIT	B_0	B_1	B_2	B.3 X	B_4	B_5	B_6	B_7	STOP_B
↓ I_bps_tx_clk	0										
¼ R_transmiting	0										
I_tx_start	0										
₩ O_tx_done	0					- 4					
> W I_para_data[7:0]	00	Oc.	(				04				

#### 傳輸資料 0e => TX\_DONE 1110



# RX moudule



I\_clk system clocks
I\_rst\_n system reset.

I\_rx\_start beginning single, when the high, send the data I\_para\_data.


I\_bps\_rx\_clk baud rate clk, send the one bit when I\_bps\_tx\_clk was high

I\_para\_data[7:0] 8-bit data I\_rs232\_rxd parallel data.

O\_bps\_clk\_en enable pin of output of buad rate

O\_rx\_done when the one byte sending done will send the high pluse.





#### IDLE 初始資料

R\_Rcevicing 為H,進入到START\_B


START\_B 將BPS\_CLK\_EN打開BAUD的CLK,在下個BAUD的CLK上升的時候開始傳遞資料。

BIT傅8BIT的資料,傅到第7BIT進入STOP\_B

STOP\_BO\_TX\_DONE 拉H,在下個CLK近來時候進入WAIT 等到下一筆要傳書的資料,並且O\_RS232\_TXD傳1告知已進入WAIT將關閉CLK,等到LRX\_STRAT FLAG近來在傳下筆資料。



# Simulation UART





## Demo issue

- 1,
- 亞穩態的問題處理,目前傳輸資料應該是沒有問題,115200傳輸 1bit 時間 8.68us,包含START bit 跟 STOP BIT 總共有10bit,所以傳送一個byte要86.8us,傳送255個byte 需要22.185us,模擬上是22.134us,目前沒甚麼問題。
- **–** 2
- 實際機台燒錄未做,無法測試串口是否符合要求。

