Vitis HLS Import Vitis Library Flow

Field Application Engineer

Adaptive and Embedded Computing Group (AECG)



Revision History

Date	Version	Description
12/26/23	1.0	Initial version for flow introduction.

© Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the "Information") is provided "AS-IS" with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.




本篇主要介紹如何將 Vitis Library 中用 C/C++ 撰寫的 IP 利用不同版本的 Vitis HLS 匯出到自定義的 FPGA Chip 上

- 1. 先將整包 Vitis Library 下載下來 GitHub Xilinx/Vitis_Libraries: Vitis Libraries
- 2. 開啟 Vitis HLS Command Prompt
- 3. 利用寫好的 tcl file include 相對應想要匯出的 Vitis Library
- 4. 在 Vivado 中測試匯出的 IP 是否可用

本篇主要介紹如何將 Vitis Library 中用 C/C++ 撰寫的 IP 利用不同版本的 Vitis HLS 匯出到自定義的 FPGA Chip 上

1. 先將整包 Vitis Library 下載下來 <u>GitHub - Xilinx/Vitis_Libraries: Vitis Libraries</u>





本篇主要介紹如何將 Vitis Library 中用 C/C++ 撰寫的 IP 利用不同版本的 Vitis HLS 匯出到自定義的 FPGA Chip 上

2. 開啟 Vitis HLS Command Prompt

```
Vitis HLS 2021.1 Command Prompt - vitis_hls -i
== Vitis HLS Command Prompt
== Available commands:
== vitis hls,apcc,gcc,g++,make
Microsoft Windows [Version 10.0.19045.3803]
(c) Microsoft Corporation. All rights reserved.
C:\Xilinx\Vitis HLS\2021.1>vitis hls -i
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1_AR000033086_AR000033086_AR000033086 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
source C:/Xilinx/Vitis HLS/2021.1/scripts/vitis hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'User' on host 'ibm-481' (Windows NT amd64 version 6.2) on Tue Dec 26 10:27:49 +0800 2023
INFO: [HLS 200-10] In directory 'C:/Xilinx/Vitis HLS/2021.1'
vitis hls>
```

本篇主要介紹如何將 Vitis Library 中用 C/C++ 撰寫的 IP 利用不同版本的 Vitis HLS 匯出到自定義的 FPGA Chip 上

3. 利用寫好的 tcl file include 相對應想要匯出的 Vitis Library

```
set VITIS LIBS ../../../Vitis Libraries/motor control
                                                     設定要 include Vitis Library 路徑
set SVPWM IP ${VITIS LIBS}/L1/tests/IP SVPWM
set PROJ "ip svpwm duty.prj"
                                                     Project Name & Solution Name
set SOLN "sol1"
if {![info exists CLKP]} {
                                                     Clock 速度, 10 = 100MHz, 5 = 200MHz
 set CLKP 10
if {![info exists XPART]} {
 set XPART xc7z020-clq484-1
                                                     設定 FPGA Parts
open project -reset $PROJ
add files "${SVPWM IP}/src/ip svpwm.cpp" -cflags "-I${VITIS LIBS}/L1/include/hw -I${SVPWM IP}/src"
add files -tb "${SVPWM IP}/src/test svpwm.cpp" -cflags "-I${VITIS LIBS}/L1/include/hw -I${SVPWM IP}/src"
set top hls svpwm duty
open solution -reset $SOLN
set part $XPART
create clock -period $CLKP
set clock uncertainty 1.25
                                                     這邊會直接跑完 Synthesis、Implementation 和 export IP
csynth design
```

together we advance_

config export -ipname hls svpwm duty

export_design -rtl verilog -format ip catalog

本篇主要介紹如何將 Vitis Library 中用 C/C++ 撰寫的 IP 利用不同版本的 Vitis HLS 匯出到自定義的 FPGA Chip 上

3. source 寫好的 tcl file

```
Vitis HLS 2021.1 Command Prompt
 = Vitis HLS Command Prompt
== Available commands:
== vitis hls,apcc,gcc,g++,make
Microsoft Windows [Version 10.0.19045.3803]
(c) Microsoft Corporation. All rights reserved.
C:\Xilinx\Vitis HLS\2021.1>vitis hls -i
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 AR000033086 AR000033086 AR000033086 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
source C:/Xilinx/Vitis HLS/2021.1/scripts/vitis hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis HLS/2021.1/bin/unwrapped/win64.o/vitis hls.exe'
INFO: [HLS 200-10] For user 'User' on host 'ibm-481' (Windows NT amd64 version 6.2) on Tue Dec 26 10:27:49 +0800 2023
INFO: [HLS 200-10] In directory 'C:/Xilinx/Vitis HLS/2021.1'
vitis hls> source ./run hls.tcl
INFO: [HLS 200-1510] Running: open project -reset ip svpwm duty.prj
INFO: [HLS 200-10] Creating and opening project 'C:/Xilinx/Vitis_HLS/2021.1/ip_svpwm_duty.prj'.
INFO: [HLS 200-1510] Running: add files ../../../Vitis Libraries/motor control/L1/tests/IP SVPWM/src/ip svpwm.cpp -cflag
s -I../../Vitis_Libraries/motor_control/L1/include/hw -I../../Vitis Libraries/motor control/L1/tests/IP SVPWM/src
INFO: [HLS 200-10] Adding design file '../../../Vitis Libraries/motor control/L1/tests/IP SVPWM/src/ip svpwm.cpp' to the
project
INFO: [HLS 200-1510] Running: add_files -tb ../../Vitis Libraries/motor control/L1/tests/IP SVPWM/src/test svpwm.cpp
-cflags -I../../Vitis Libraries/motor control/L1/include/hw -I../../Vitis Libraries/motor control/L1/tests/IP SVPW
```


本篇主要介紹如何將 Vitis Library 中用 C/C++ 撰寫的 IP 利用不同版本的 Vitis HLS 匯出到自定義的 FPGA Chip 上

3. 成功會像下面這樣

```
Vitis HLS 2021.1 Command Prompt
INFO: [VHDL 208-304] Generating VHDL RTL for hls svpwm duty.
INFO: [VLOG 209-307] Generating Verilog RTL for hls svpwm duty.
INFO: [HLS 200-789] **** Estimated Fmax: 100.97 MHz
INFO: [HLS 200-111] Finished Command csynth design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 1
9.717 seconds; current allocated memory: 468.131 MB.
INFO: [HLS 200-1510] Running: config export -ipname hls svpwm duty
INFO: [HLS 200-1510] Running: export design -rtl verilog -format ip catalog
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
****** Vivado v2021.1 AR000033086 AR000033086 (64-bit)
 **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
 **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
   ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
Sourcing tcl script 'C:/Xilinx/Vivado/2021.1/scripts/Vivado init.tcl'
source run ippack.tcl -notrace
INFO: [IP Flow 19-234] Refreshing IP repositories
INFO: [IP Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Dec 26 10:34:41 2023...
INFO: [HLS 200-802] Generated output file ip svpwm duty.prj/sol1/impl/export.zip
INFO: [HLS 200-111] Finished Command export design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8
.582 seconds; current allocated memory: 471.738 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 411.822 secon
ds; peak allocated memory: 468.144 MB.
INFO: [Common 17-206] Exiting vitis hls at Tue Dec 26 10:34:41 2023...
C:\Xilinx\Vitis_HLS\2021.1>
```

本篇主要介紹如何將 Vitis Library 中用 C/C++ 撰寫的 IP 利用不同版本的 Vitis HLS 匯出到自定義的 FPGA Chip 上


3. 可以用 Vitis HLS GUI 開看看剛剛 tcl 建立好的專案






本篇主要介紹如何將 Vitis Library 中用 C/C++ 撰寫的 IP 利用不同版本的 Vitis HLS 匯出到自定義的 FPGA Chip 上

3. 這邊就會給出相對應 synthesis 的報告以及整個專案的 source code 和 constraint




本篇主要介紹如何將 Vitis Library 中用 C/C++ 撰寫的 IP 利用不同版本的 Vitis HLS 匯出到自定義的 FPGA Chip 上

4. 在 Vivado 中測試匯出的 IP 是否可用



本篇主要介紹如何將 Vitis Library 中用 C/C++ 撰寫的 IP 利用不同版本的 Vitis HLS 匯出到自定義的 FPGA Chip 上

4. 在 Vivado 中測試匯出的 IP 是否可用



Reference

- 1. GitHub Xilinx/Vitis_Libraries: Vitis Libraries
- 2. kria-vitis-platforms/kd240/platforms/vivado/ip/svpwm_duty/run_hls.tcl at main · Xilinx/kria-vitis-platforms · GitHub

AMDI