
Custom IP LED breathing light



Agenda

- 1. Custom IP inturdction
- 2. Program code design

- Vivado Design Suite User Guide
 Table of Contents
 - Ch. 1: Creating and Packaging Custom IP
- Ch. 2: IP Packaging Basics
- Ch. 3: The Create and Package New IP Wizard
- Ch. 4: Packaging IP
- Ch. 5: Creating New Interface Definitions
- Ch. 6: Encrypting IP in Vivado
- Appx. A: Standard and Advanced File Groups
- Appx. B: Additional Resources and Legal Notices



- AXI4: For memory-mapped interfaces, which allows burst of up to 256 data transfer cycles with a single address phase.
- AXI4-Lite: A light-weight, single transaction memory-mapped interface.
- AXI4-Stream: For high-speed streaming data.


For more information on the Xilinx adoption of AXI, see the Vivado Design Suite: AXI Reference Guide (UG1037).


Note: For the simple purpose of adding custom RTL for use in IP integrator, the Module Reference feature is available and described in the *Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator* (UG994).


Experiment purpose


Custom LED IP, control PL LED to present breathing LED, and PS can use AXI interface to control the switch and Frequency.

System Block diagram





























Pre-Production

Than mange ip will open other the Vivad project.




> • * breath_led_ip_v1_0 (breath_led_ip_v1_0.v) (1)

```
// Ports of Axi Slave Bus Interface S00 AXI
input wire s00_axi_aclk,
input wire s00_axi_aresetn,
input wire [C_S00_AXI_ADDR_WIDTH-1: 0] s00_axi_awaddr,
input wire [2 : 0] s00_axi_awprot,
input wire s00_axi_awvalid,
output wire s00_axi_awready,
input wire [C_S00_AXI_DATA_WIDTH-1 : 0] s00_axi_wdata,
input wire [(C_S00_AXI_DATA_WIDTH/8)-1:0] s00_axi_wstrb,
input wire s00 axi wvalid,
output wire s00 axi wready,
output wire [1:0] s00 axi bresp,
output wire s00 axi bvalid,
input wire s00 axi bready,
input wire [C S00 AXI ADDR WIDTH-1: 0] s00 axi araddr,
input wire [2 : 0] s00_axi_arprot,
input wire s00 axi arvalid,
output wire s00 axi arready,
output wire [C_S00_AXI_DATA_WIDTH-1: 0] s00_axi_rdata,
output wire [1:0] s00 axi rresp,
output wire s00_axi_rvalid,
input wire s00_axi_rready
```

AXI Lite interface port

```
breath_led_ip_v1_0 (breath_led_ip_v1_0.v) (1)
breath_led_ip_v1_0_S00_AXI_inst: breath_led_ip_v1_0_S00_AXI (breath_led_ip_v1_0_S00_AXI)
```



Create the breath_led, connect under the //add user logic here

```
      V □ 0.Xilinx_Vince

      V □ 2YNQ_Embedded_system

      ) □ 1.EMIO_MIO

      > □ 3.AXI_GPIO_INT

      V □ 4.Custom_IP_LED_breathing_light

      > □ Custom_IP_LED_breathing_ligh

      V □ custom_ip

      V □ ip_repo

      V □ breath_led_ip_1_0

      > □ drivers

      > □ example_designs

      □ hdl

      > □ xqui
```



breath_led_ip_v1_0.v(Top)

```
`timescale 1 ns / 1 ps
3 :
 4 🖨
         module breath led ip vl 0 #
 5
             // Users to add parameters here
             parameter START FREA STEP = 10'd100, // setup the frequency interval initial value
8 🖨
             // User parameters ends
             // Do not modify the parameters beyond this line
12 🖨
             // Parameters of Axi Slave Bus Interface S00 AXI
             parameter integer C_S00_AXI_DATA_WIDTH = 32,
             parameter integer C S00 AXI ADDR WIDTH = 4
             // Users to add ports here
             output led,
             // User ports ends
             // Do not modify the ports beyond this line
```

```
47 // Instantiation of Axi Bus Interface SOO_AXI

48 breath_led_ip_vl_0_SOO_AXI # (

49 .START_FREA_STEP(START_FREA_STEP),

50 .C_S_AXI_DATA_WIDTH(C_SOO_AXI_DATA_WIDTH),

51 .C_S_AXI_ADDR_WIDTH(C_SOO_AXI_ADDR_WIDTH)

52 ) breath_led_ip_vl_0_SOO_AXI_inst (

53 .led(led),

54 .S_AXI_ACLK(sOO_axi_aclk),

55 .S_AXI_ARESETN(sOO_axi_aresetn),

56 .S_AXI_AWADDR(sOO_axi_awaddr),


57 .S_AXI_AWPROT(sOO_axi_awprot),

58 .S_AXI_AWVALID(sOO_axi_awprot),


59 .S_AXI_AWREADY(sOO_axi_awready),


60 .S_AXI_WDATA(sOO_axi_wdata),


61 .S_AXI_WSTRB(sOO_axi_wdata),
```














Add the board family








```
timescale 1 ns / 1 ps


module breath_led_ip_v1_0 #


(
// Users to add parameters here
parameter START_REA_SIEP = 10'd100, // setup the frequency interval initial value
// User parameters ends
// Do not modify the parameters beyond this line


// Farameters of Axi Slave Bus Interface SOO_AXI
parameter integer C_SOO_AXI_DATA_WIDTH = 32,
parameter integer C_SOO_AXI_ADDR_WIDTH = 4


// Users to add ports here
output led,
// User ports ends
// User ports ends
// User ports ends
// User ports ends
// Do not modify the ports beyond this line
```



















New project
























```
Diagram x system wrapper.v
c:/Users/User/Desktop/zynq_lab/user_led/user_led.gen/sources_1

→ | X | □ | □ | X | // | Ⅲ | Ω
Q,
78
        wire FIXED IO ps srstb;
 79
        wire led:
 80
 81
        system system i
 82
             (.DDR addr(DDR addr),
 83
              .DDR ba(DDR ba),
 84
              .DDR cas n(DDR cas n),
 85
              .DDR ck n(DDR ck n),
86
              .DDR_ck_p(DDR_ck_p),
 87
              .DDR cke(DDR cke),
 88
              .DDR cs n(DDR cs n),
 89
              .DDR_dm(DDR_dm),
 90
              .DDR dq(DDR dq),
 91
               .DDR_dqs_n(DDR_dqs_n),
 92
              .DDR_dqs_p(DDR_dqs_p),
 93
              .DDR odt(DDR odt),
 94
              .DDR ras n(DDR ras n),
 95
              .DDR_reset_n(DDR_reset_n),
 96
              .DDR we n(DDR we n),
97
              .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),
              .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),
 98
99
               .FIXED IO mio(FIXED IO mio),
100
               .FIXED_IO_ps_clk(FIXED_IO_ps_clk),
101
               .FIXED_IO_ps_porb(FIXED_IO_ps_porb),
102
              .FIXED IO ps srstb(FIXED IO ps srstb).
103
              .led(led));
104 🖨
      endmodule
105
```

PL port need constrains



➤ PROGRAM AND DEBUG

Generate Bitstream

> Open Hardware Manager



Define the AXI_SLV_REG0~REG4
We can use the function to Read/Write the reg

26



INCLUDEFILES=*.h LIBSOURCES=*.c OUTS = *.o



INCLUDEFILES=\$(wildcard *.h)
LIBSOURCES=\$(wildcard *.c)
OUTS = \$(wildcard *.o)

```
COMPILER=
     ARCHIVER=
     CP=cp
     COMPILER FLAGS=
     EXTRA COMPILER FLAGS=
     LIB=libxil.a
     RELEASEDIR=../../lib
     INCLUDEDIR = . . / . . / include
10
     INCLUDES=-I./. -I${INCLUDEDIR}
11
12
     INCLUDEFILES=$ (wildcard *.h)
     LIBSOURCES=$(wildcard *.c)
13
14
     OUTS = $(wildcard *.o)
15
16
     libs:
17
          echo "Compiling axiled..."
         $(COMPILER_$(COMPILER_FLAGS) $(EXTRA_COMPILER_FLAGS) $(INCLUDES) $(LIBSOURCES)
18
19
          $(ARCHIVER) -r ${RELEASEDIR}/${LIB} ${OUTS}
20
          make clean
21
22
     include:
23
          ${CP} $(INCLUDEFILES) $(INCLUDEDIR)
24
25
     clean:
26
          rm -rf ${OUTS}
27
```

```
custom_IP_AXI_led1
export
custom_IP_AXI_led1

hw

hw

breath_led_ip_v1_0

data

for src

breath_led_ip_selftest.c

breath_led_ip.c

h breath_led_ip.h

Makefile
```

```
#define BREATH_LED_IP_mWriteReg(BaseAddress, RegOffset, Data)
```

```
#define BREATH_LED_IP_S00_AXI_SLV_REG0_OFFSET 0
#define BREATH_LED_IP_S00_AXI_SLV_REG1_OFFSET 4
#define BREATH_LED_IP_S00_AXI_SLV_REG2_OFFSET 8
#define BREATH_LED_IP_S00_AXI_SLV_REG3_OFFSET 12
```

References

UG1118



AMDI