

- Sensitive Gate Triacs
- 8 A RMS, 70 A Peak
- Glass Passivated Wafer
- 400 V to 800 V Off-State Voltage
- Max I<sub>GT</sub> of 5 mA (Quadrant 1)

# MT1 1 2 3 3

Pin 2 is in electrical contact with the mounting base.

MDC2ACA

# absolute maximum ratings over operating case temperature (unless otherwise noted)

RATING	SYMBOL	VALUE	UNIT	
	TIC225D		400	
Repetitive peak off-state voltage (see Note 1)	TIC225M	V	600	V
	TIC225S	V <sub>DRM</sub>	700	
	TIC225N		800	
Full-cycle RMS on-state current at (or below) 70°C case temperature (see Note 2)			8	Α
Peak on-state surge current full-sine-wave (see Note 3)			70	Α
Peak on-state surge current half-sine-wave (see Note 4)			80	Α
Peak gate current			±1	Α
Peak gate power dissipation at (or below) 85°C case temperature (pulse width ≤ 200 μs)			2.2	W
Average gate power dissipation at (or below) 85°C case temperature (see Note 5)			0.9	W
Operating case temperature range			-40 to +110	°C
Storage temperature range			-40 to +125	°C
Lead temperature 1.6 mm from case for 10 seconds			230	°C

- NOTES: 1. These values apply bidirectionally for any value of resistance between the gate and Main Terminal 1.
  - 2. This value applies for 50-Hz full-sine-wave operation with resistive load. Above 70°C derate linearly to 110°C case temperature at the rate of 200 mA/°C.
  - 3. This value applies for one 50-Hz full-sine-wave when the device is operating at (or below) the rated value of on-state current. Surge may be repeated after the device has returned to original thermal equilibrium. During the surge, gate control may be lost.
  - 4. This value applies for one 50-Hz half-sine-wave when the device is operating at (or below) the rated value of on-state current. Surge may be repeated after the device has returned to original thermal equilibrium. During the surge, gate control may be lost.
  - 5. This value applies for a maximum averaging time of 20 ms.

# electrical characteristics at 25°C case temperature (unless otherwise noted)

PARAMETER TEST CONDITIONS			rions	MIN	TYP	MAX	UNIT	
I <sub>DRM</sub>	Repetitive peak off-state current	V <sub>D</sub> = rated V <sub>DRM</sub>	I <sub>G</sub> = 0	T <sub>C</sub> = 110°C			±2	mA
I <sub>GTM</sub>		V <sub>supply</sub> = +12 V†	$R_L = 10 \Omega$	t <sub>p(g)</sub> > 20 μs		0.8	5	
	Peak gate trigger	$V_{\text{supply}} = +12 \text{ V}\dagger$	$R_L = 10 \Omega$	$t_{p(g)} > 20 \mu s$		-4.5	-20	mA
	current	$V_{\text{supply}} = -12 \text{ V}\dagger$	$R_L = 10 \Omega$	t <sub>p(g)</sub> > 20 μs		-3.5	-10	ША
		$V_{\text{supply}} = -12 \text{ V}\dagger$	$R_L = 10 \Omega$	$t_{p(g)} > 20 \mu s$		11.7	30	
V <sub>GTM</sub>		V <sub>supply</sub> = +12 V†	$R_L = 10 \Omega$	t <sub>p(g)</sub> > 20 μs		0.7	2	
	Peak gate trigger	$V_{\text{supply}} = +12 \text{ V}\dagger$	$R_L = 10 \Omega$	$t_{p(g)} > 20 \mu s$		-0.7	-2	V
	voltage	$V_{\text{supply}} = -12 \text{ V}\dagger$	$R_L = 10 \Omega$	t <sub>p(g)</sub> > 20 μs		-0.8	-2	
		$V_{\text{supply}} = -12 \text{ V}\dagger$	$R_L = 10 \Omega$	$t_{p(g)} > 20 \mu s$		0.9	2	

<sup>†</sup> All voltages are with respect to Main Terminal 1.



# TIC225 SERIES SILICON TRIACS

JULY 1975 - REVISED MARCH 1997

# electrical characteristics at 25°C case temperature (unless otherwise noted) (continued)


	PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNIT	
$V_{TM}$	Peak on-state voltage	I <sub>TM</sub> = ±12 A	I <sub>G</sub> = 50 mA	(see Note 6)		±1.6	±2.1	V
I <sub>H</sub>	Holding current	V <sub>supply</sub> = +12 V†	I <sub>G</sub> = 0	Init' I <sub>TM</sub> = 100 mA		3	20	mA
		$V_{\text{supply}} = -12 \text{ V}\dagger$	$I_G = 0$	Init' $I_{TM} = -100 \text{ mA}$		-4.7	-20	
I <sub>L</sub> Latching current	Latching current	V <sub>supply</sub> = +12 V†	(see Note 7)			30	mA	
	Latering durient	$V_{\text{supply}} = -12 \text{ V}^{\dagger}$					-30	1117 (
dv/dt	Critical rate of rise of	V <sub>DBM</sub> = Rated V <sub>DBM</sub>	I I <sub>G</sub> = 0	T <sub>C</sub> = 110°C		±50		V/µs
uv/ut	off-state voltage	VDRM = Hated VDRM		1C = 110 O				ν/μ3
dv/dt	Critical rise of	Ι _ +12 Λ	T <sub>C</sub> = 70°C	±1	±1.5	±4.5	V/µs	
dv/dt <sub>(c)</sub>	commutation voltage	V <sub>DRM</sub> = Rated V <sub>DRM</sub>	TRM - ±12 A	1 <sub>C</sub> = 70 C	Ξ1	±1.5	±4.5	ν/μδ


<sup>†</sup> All voltages are with respect to Main Terminal 1.

# thermal characteristics

PARAMETER			TYP	MAX	UNIT
R <sub>0JC</sub> J	lunction to case thermal resistance			2.5	°C/W
R <sub>0JA</sub> Ji	lunction to free air thermal resistance			62.5	°C/W

# **TYPICAL CHARACTERISTICS**





# PRODUCT INFORMATION

NOTES: 6. This parameter must be measured using pulse techniques,  $t_p = 1$  ms, duty cycle 1 %. Voltage-sensing contacts separate from the current carrying contacts are located within 3.2 mm from the device body.

<sup>7.</sup> The triacs are triggered by a 15-V (open-circuit amplitude) pulse supplied by a generator with the following characteristics:  $R_G = 100 \ \Omega$ ,  $t_{p(g)} = 20 \ \mu s$ ,  $t_r = 100 \ L$  for  $t_{p(g)} = 20 \ \mu s$ ,  $t_r = 100 \ L$  for  $t_{p(g)} = 20 \ L$  for  $t_{p(g)} = 2$ 


# TYPICAL CHARACTERISTICS

# **HOLDING CURRENT** vs **CASE TEMPERATURE** TC07AD 100 I<sub>H</sub> - Holding Current - mA 10 1 $V_{AA} = \pm 12 V$ $I_G = 0$ Initiating $I_{TM} = 100 \text{ mA}$ 0.1 -60 -40 -20 40 80 0 20 60 100 120 T<sub>c</sub> - Case Temperature - °C


# **GATE FORWARD VOLTAGE** vs **GATE FORWARD CURRENT** TC07AC 10 V<sub>GF</sub> - Gate Forward Voltage - V 0.1 $I_A = 0$ **QUADRANT 1** 0.01 0.0001 0.001 0.01 0.1 1 I<sub>GF</sub> - Gate Forward Current - A Figure 4.

# LATCHING CURRENT vs

Figure 3.



# SURGE ON-STATE CURRENT vs




Power


TIC225 SERIES

# **TYPICAL CHARACTERISTICS**

# MAXIMUM RMS ON-STATE CURRENT vs



# PARAMETER MEASUREMENT INFORMATION



NOTE A: The gate-current pulse is furnished by a trigger circuit which presents essentially an open circuit between pulses. The pulse is timed so that the off-state-voltage duration is approximately 800 µs.

Figure 8.

PMC2AA


# PRODUCT INFORMATION

### **MECHANICAL DATA**

# **TO-220**

# 3-pin plastic flange-mount package

This single-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. The centre pin is in electrical contact with the mounting tab.

B. Mounting tab corner profile according to package version.

C. Typical fixing hole centre stand off height according to package version. Version 1, 18.0 mm. Version 2, 17.6 mm. MDXXBE



# **IMPORTANT NOTICE**

Power Innovations Limited (PI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to verify, before placing orders, that the information being relied on is current.

PI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with PI's standard warranty. Testing and other quality control techniques are utilized to the extent PI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except as mandated by government requirements.

PI accepts no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor is any license, either express or implied, granted under any patent right, copyright, design right, or other intellectual property right of PI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

PI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS.

Copyright © 1997, Power Innovations Limited

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.