


LF155-LF255-LF355 LF156-LF256-LF356 LF157-LF257-LF357

WIDE BANDWIDTH SINGLE J-FET OPERATIONAL AMPLIFIERS

- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- HIGH SPEED J-FET OP-AMPs : up to 20MHz, 50V/µs
- OFFSET VOLTAGE ADJUSTMENT DOES NOT DEGRADE DRIFT OR COMMON-MODE REJECTION AS IN MOST OF MONOLITHIC AMPLIFIERS
- INTERNAL COMPENSATION AND LARGE DIFFERENTIAL INPUT VOLTAGE CAPABILITY (UP TO V_{CC}⁺)

TYPICAL APPLICATIONS


- PRECISION HIGH SPEED INTEGRATORS
- FAST D/A AND CONVERTERS
- HIGH IMPEDANCE BUFFERS
- WIDEBAND, LOW NOISE, LOW DRIFT AMPLIFIERS
- LOGARITHIMIC AMPLIFIERS
- PHOTOCELL AMPLIFIERS
- SAMPLE AND HOLD CIRCUITS



ORDER CODES

Part Number	Temperature	Package	
rait Number	Range	N	D
LF355, LF356, LF357	0°C, +70°C	•	•
LF255, LF256, LF257	–40°C, +105°C	•	•
LF155, LF156, LF157	–55°C, +125°C	•	•
Example: LF355N			

PIN CONNECTIONS (top view)



DESCRIPTION


These circuits are monolithic J-FET input operational amplifiers incorporating well matched, high voltage J-FET on the same chip with standard bipolar transistors.

This amplifiers feature low input bias and offset currents, low input offset voltage and input offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection.


The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise level.

July 1998 1/14

SCHEMATIC DIAGRAM



Vio ADJUSTMENT



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
Vcc	Supply Voltage		±22	V
Vi	Input Voltage - (note 1)	±20	V	
V_{id}	Differential Input Voltage		±40	V
P _{tot}	Power Dissipation		570	mW
	Output Short-circuit Duration		Infinite	
T _{oper}	Operating Free Air Temperature Range	LF155-LF156-LF157 LF255-LF256-LF257 LF355-LF356-LF357	-55 to +125 -40 to +105 0 to 70	°C
T _{stg}	Storage Temperature Range		-65 to 150	°C

2/14

ELECTRICAL CHARACTERISTICS

LF155, LF156, LF157 $-55^{\circ}\text{C} \le T_{amb} \le +125^{\circ}\text{C}$ $\pm 5\text{V} \le \text{V}_{CC} \le \pm 20\text{V}$ **LF255, LF256, LF257** $-40^{\circ}\text{C} \le T_{amb} \le +105^{\circ}\text{C}$ $\pm 5\text{V} \le \text{V}_{CC} \le \pm 20\text{V}$

(unless otherwise specified)

Symbol	Parameter			LF155 - LF156 - LF157 LF255 - LF256 - LF257		
		Min.	Тур.	Max.		
V _{io}	Input Offset Voltage ($R_S = 50\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \le T_{amb} \le T_{max.}$	LF155, LF156, LF157 LF255, LF256, LF257		3	5 7 6.2	mV
l _{io}	Input Offset Current - (note 3) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	LF155, LF156, LF157 LF255, LF256, LF257		3	20 20 1	pA nA nA
l _{ib}	Input Bias Current - (note 3) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	LF155, LF156, LF157 LF255, LF256, LF257		20	100 50 5	pA nA nA
A _{vd}	Large Signal Voltage Gain ($R_L = 2k\Omega$, $V_O = \pm 10V$, $V_{CC} = \pm 15V$) $T_{amb} = 25^{\circ}C$ $T_{min.} \le T_{amb} \le T_{max.}$			200		V/mV
SVR	Supply Voltage Rejection Ratio - (note 4)		85	100		dB
lcc	Supply Current ($V_{CC} = \pm 15V$, no load) $T_{amb} = 25^{\circ}C$	LF155, LF255 LF156, LF256 LF157, LF257		2 5 5	4 7 7	mA
DV _{io}	Input Offset Voltage Drift ($R_S = 50\Omega$)			5		μV/°C
DV _{io} /V _{io}	Change in Average Temperature Coefficie ($R_S = 50\Omega$) - (note 2)	nt with V _{io} adjust		0.5		μV/°C
V _{icm}	Input Common Mode Voltage Range (V _{CC}	$= \pm 15V, T_{amb} = 25^{\circ}C)$	±11	+15.1 -12		V
CMR	Common Mode Rejection Ratio		85	100		dB
±V _{OPP}	Output Voltage Swing ($V_{CC} = \pm 15V$) $R_L = 10k\Omega$ $R_L = 2k\Omega$		±12 ±10	±13 ±12		V
GBP	Gain Bandwidth Product (V _{CC} = ±15V, T _{arr}	hb = 25°C) LF155, LF255 LF156, LF256 LF157, LF257		2.5 5 20		MHz
SR	Slew Rate ($V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$) $A_V = 1$ $A_V = 5$	LF155, LF255 LF156, LF256 LF157, LF257	7.5 30	5 12 50		V/µs
Ri	Input Resistance (T _{amb} = 25°C)			10 ¹²		Ω
Ci	Input Capacitance $(V_{CC} = \pm 15V, T_{amb} = 2$	5°C)		3		pF
e _n	Equivalent Input Noise Voltage $(V_{CC} = \pm 15V, T_{amb} = 25^{\circ}C, R_{S} = 100\Omega)$ f = 1000Hz	LF155, LF255 LF156, LF256 LF157, LF257 LF155, LF255 LF156, LF256 LF157, LF257		20 12 12 25 15		<u>nV</u> √Hz
i _n	Equivalent Input Noise Current (V _{CC} = ±15V, T _{amb} = 25°C, f = 100Hz or f = 1000Hz)			0.01		pA √Hz
ts	Settling Time ($V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$) -	(note 5) LF155, LF255 LF156, LF256 LF157, LF257		4 1.5 1.5		μS

ELECTRICAL CHARACTERISTICS

LF355, LF356, LF357

 $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$

 $V_{CC} = \pm 15V$, (unless otherwise specified)

Or made al	Parameter			LF355 - LF356 - LF357		
Symbol				Тур.	Max.	Unit
V _{io}	Input Offset Voltage ($R_S = 50\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \le T_{amb} \le T_{max.}$			3	10 13	mV
l _{io}	Input Offset Current - (note 3) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max}.$			3	50 2	pA nA
l _{ib}	Input Bias Current - (note 3) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$			20	200 8	pA nA
A _{vd}	Large Signal Voltage Gain ($R_L = 2k\Omega$, V_O $T_{amb} = 25^{\circ}C$ $T_{min.} \le T_{amb} \le T_{max.}$	= ±10V)	25 15	200		V/mV
SVR	Supply Voltage Rejection Ratio - (note 4)		80	100		dB
Icc	Supply Current (no load) $T_{amb} = 25^{\circ}C$	LF355 LF356, LF357		2 5	4 10	mA
DV _{io}	Input Offset Voltage Drift ($R_S = 50\Omega$) - (no	ote 2)		5		μV/°C
DV _{io} /V _{io}	Change in Average Temperature Coefficie ($R_S = 50\Omega$)	ent with V _{io} adjust		0.5		μV/°C per mV
V _{icm}	Input Common Mode Voltage Range (Tam	$_{\rm b} = 25^{\rm o}{\rm C}$	±10	+15.1 -12		V
CMR	Common Mode Rejection Ratio		80	100		dB
±V _{OPP}	Output Voltage Swing	$R_L = 10k\Omega$ $R_L = 2k\Omega$	±12 ±10	±13 ±12		٧
GBP	Gain Bandwidth Product T _{amb} = 25°C)	LF355 LF356 LF357		2.5 5 20		MHz
SR	Slew Rate $(T_{amb} = 25^{\circ}C)$ $A_{V} = 1$ $A_{V} = 5$	LF355 LF356 LF357		5 12 50		V/µs
Ri	Input Resistance (T _{amb} = 25°C)			10 ¹²		Ω
Ci	Input Capacitance (Tamb = 25°C)			3		pF
e _n	Equivalent Input Noise Voltage (T _{amb} = 25 f = 1000Hz f = 100Hz	5 ^o C, R _S = 100Ω) LF355 LF356, LF357 LF355 LF356, LF357		20 12 25 15		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
İn	Equivalent Input Noise Current (Tamb = 25°C, f = 100Hz or f = 1000Hz)			0.01		<u>pA</u> √Hz
ts	Settling Time (T _{amb} = 25°C) - (note 5)	LF355 LF356, LF357		4 1.5		μS

Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage. Notes: 1.

Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage. The temperature coefficient of the adjusted input offset voltage changes only a small amount (0.5µV)°C typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are alsounaffected by offset adjustment.

The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature T_{amb}. Due to limited production test time, the input bias current measured is correlated to junction temperature. In a normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, Pure T_{amb} = T_{amb} + R_{bric} a yP_{bric} where R_{bric} a is the thermal resistance from junction to ambient. Use of a heatsink is recommended Ptor Tamb = Tamb + Rth(i-a) xPtor where Rth(i-a) is the thermal resistance from junction to ambient. Use of a heatsink is recommended finput currents are to be kept to a minimum.

Supply voltage rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with

Settling time is defined here, for a unity gain inverter connection using $2k\Omega$ resistors for the LF155, LF156 series. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF157 series $A_V = -5$, the feedback resistor from output to input is $2k\Omega$ and the output step is 10V.

APPLICATION HINTS

The LF155, LF156, LF157 series are op amps with J-FETinput transistors. TheseJFETs havelarge reverse breakdown voltagesfromgateto source or drain eliminating the need of clamps across the inputs. Therefore large differential input voltages can easily be accommodatedwithoutalarge increaseof inputcurrents. The maximum differential input voltage is independent of the supply voltage. However, neither of the negative input voltagesshould be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit. Exceeding the negative common-mode limit on either inputwill cause areversal of thephasetotheoutputandforce the amplifier output to the correspondinghigh or lowstate. Exceedingthe negativecommon-mode limit on bothinputs will force the amplifier outputto a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thusthe amplifier in a normal operating mode. Exceedingthe positive common-modelimit on a single input will not changethe phase of the output however, if bothinputsexceedthe limit, theoutput of theamplifier will be forced to a high state. These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-modevoltagecanexceedthepositive supplyby approximately 100 mV independentof supply volt-age and over thefull operatingtemperaturerange. The positive suply can thereforebe used as a referenceon an input as, for example, in a supply current monitor and/or limiter. Precautionsshould be taken to ensure that the power supply for the integrated circuit never becomes re-versed in polarity or that the unit is not inadvertently in-stalled backwards

in a socket as an unilimited current surge throughthe resulting forward diode within the IC couldcausefusingof theinternal conductors and resultin a destroyed unit. Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltages.


As with most amplifiers, care should betaken with lead dress, components placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to theinput to minimiz "pickup" and maximize the frequency of the feedback pole by minimizing the capacitancefrom the input to ground.

A feedback pole is createdwhen the feedbackaround any amplifier is resistive. The parallel resistance and capacitancefromthe input of thedevice(usually the invertinginput) toacgroundsetthefrequencyofthepole. In many instances the frequency of this pole is much greaterthanthe expected3 dBfrequencyof the closed loopgain and consequentlythereis negligible effect on stability margin. However, if the feedback pole is less than approximately six time the expected 3 dB frequencya leadcapacitor should be placed from the output to the input of the op amp. The value of that added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.


47/


TYPICAL CIRCUITS

LARGE POWER BW AMPLIFIER




SETTLING TIME TEST CIRCUIT







SMALL SIGNAL PULSE RESPONSE




SMALL SIGNAL PULSE RESPONSE




SMALL SIGNAL PULSE RESPONSE




SMALL SIGNAL PULSE RESPONSE





SMALL SIGNAL PULSE RESPONSE




SMALL SIGNAL PULSE RESPONSE












OPEN LOOP VOLTAGE GAIN








MAXIMUM NEGATIVE COMMON-MODE INPUT VOLTAGE





NEGATIVE SUPPLY VOLTAGE (V)






















577


















PACKAGE MECHANICAL DATA

8 PINS - PLASTIC DIP




Dimensions		Millimeters			Inches			
Dimensions	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α		3.32			0.131			
a1	0.51			0.020				
В	1.15		1.65	0.045		0.065		
b	0.356		0.55	0.014		0.022		
b1	0.204		0.304	0.008		0.012		
D			10.92			0.430		
Е	7.95		9.75	0.313		0.384		
е		2.54			0.100			
e3		7.62			0.300			
e4		7.62			0.300			
F			6.6			0260		
i			5.08			0.200		
L	3.18		3.81	0.125		0.150		
Z			1.52			0.060		

P8.TBL

PACKAGE MECHANICAL DATA

8 PINS - PLASTIC MICROPACKAGE (SO)



Dimensions		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.75			0.069
a1	0.1		0.25	0.004		0.010
a2			1.65			0.065
аЗ	0.65		0.85	0.026		0.033
b	0.35		0.48	0.014		0.019
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.020
c1		•	45°	(typ.)	•	
D	4.8		5.0	0.189		0.197
E	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.150		0.157
L	0.4		1.27	0.016		0.050
М			0.6			0.024
S	8° (max.)					

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST log o is a trademark of STMicroelectronics

© 1998 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.