Clock number	1	2	3	4	5	6	7	8	9
Clock									
Counter_1024_EN		İ	ý			ĺ		y	
Counter_1024_OUT	0	4		1					2
Valid_Address_2				<u> </u>					i i
Valid_Address_3									
Mem_A_Address_IN	0	1		1	0	X 1			2
Mux_Address_SEL	0	1	1		1	0	1		
Mem_A_OUT	M0	1	 	M1	M0	M1	 		M2
Reg_samples_OUT	0	M0	j		M1	M0			
Mux_Operation_SEL						/	\		
Sum_Filter_IN_A		M0 4	ΪX		<u>M1</u> 4	M0	0		
Sum_Filter_IN_B		0	$\frac{M0}{4}$	$\frac{M0}{2}$	0	<u>MI</u> 4	$\sqrt{\frac{M1}{4} + M0}$	1	
Sum_Filter_OUT		$\frac{M0}{4}$	$\frac{M0}{2}$	3*M0/4	M1/4	$\frac{M1}{4} + M0$	$\frac{M1}{4} + M0 + 1$		
Reg_Filter_OUT		0	M0 4	$\frac{M0}{2}$	0	M1/4	$\frac{Ml}{4} + M0$	$\sqrt{\frac{M1}{4} + M0} + 1$	
Reg_Filter_RST		<u> </u>			\				
Block_Sample_n		<u> </u>	İ				i\	/	
Mem_B_WR_n		1		V				\	
Mem_B_Address	0]	İ					1	2
Mem_B		1		$st(0,\frac{M0}{4})$					st(1,127)
Mux_Saturation_SEL	0	4					X 0	2	0
Sample_CA_1		1	1			1	<u> </u>	<u> </u>	
Sum_Filter_C_IN		1	1				<i></i>		
Sum_CA_1		<u>i</u>	<u>i </u>					<u> </u>	
Ovf_Sign_10to8_Filter_OVF							<u></u>	<u> </u>	
Ovf_Sign_10to8_Filter_SIGN									
Reg_Sum_Average_OUT	0		M0		M0 + M1	1			
Reg_Sum_Average_LOAD									
STATE	S1 Load_Data_1	S3 Invalid_2	S6 Write_SUM	S1 Load_Data_1	S2 Execute_Data_1	S3 Invalid_3	S5 Invert	S6 Write_127	S1 Load_Data_1