

# OCD - Resumo

## → Portas lógicas:

1. AND =  $p \wedge q \Leftrightarrow r$

Símbolo:




Tabela Verdade:

p	q	r
0	0	0
0	1	0
1	0	0
1	1	1

2. OR =  $p \vee q \Leftrightarrow r$

Símbolo:




Tabela Verdade:

p	q	r
0	0	0
0	1	1
1	0	1
1	1	1

3. NOT / INVERSOR =  $\neg p \Leftrightarrow \bar{p} \Leftrightarrow r$

Símbolo:




Tabela Verdade:

p	r
0	1
1	0

4. XOR / OU EXCLUSIVO =  $p \nabla q \Leftrightarrow r$

Símbolo:




Tabela Verdade:

p	q	r
0	0	0
0	1	1
1	0	1
1	1	0


Obs.: Todas as portas lógicas podem ser descritas utilizando AND, OR e NOT.  
Ex.: As seguintes equivalências são válidas para o XOR:

1.  $(p \wedge \neg q) \vee (\neg p \wedge q) \Leftrightarrow r$

Tabela Verdade:

p	q	$\neg p$	$\neg q$	$p \wedge \neg q$	$\neg p \wedge q$	$(p \wedge \neg q) \vee (\neg p \wedge q)$	XOR
0	0	1	1	0	0	0	0 ✓
0	1	1	0	0	1	1	1 ✓
1	0	0	1	1	0	1	1 ✓
1	1	0	0	0	0	0	0 ✓

Circuito:




2.  $(p \vee q) \wedge (\neg p \vee \neg q) \Leftrightarrow r$

Tabela Verdade:

p	q	$\neg p$	$\neg q$	$p \vee q$	$\neg p \vee \neg q$	$(p \vee q) \wedge (\neg p \vee \neg q)$	XOR
0	0	1	1	0	1	0	0 ✓
0	1	1	0	1	1	1	1 ✓
1	0	0	1	1	1	1	1 ✓
1	1	0	0	1	0	0	0 ✓

Circuito:




3.  $(p \vee q) \wedge \neg(p \wedge q) \Leftrightarrow r$

Tabela Verdade:

p	q	$p \vee q$	$p \wedge q$	$\neg(p \wedge q)$	$(p \vee q) \wedge \neg(p \wedge q)$	XOR
0	0	0	0	1	0	0 ✓
0	1	1	0	1	1	1 ✓
1	0	1	0	1	1	1 ✓
1	1	1	1	0	0	0 ✓

Circuito:



Obs.: As equivalências são obtidas aplicando as leis de DeMorgan nas exp. lógicas.



5. NAND =  $\neg(p \wedge q) \Leftrightarrow r$

Símbolo:




Tabela Verdade:

p	q	$p \wedge q$	r
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

6. NOR =  $\neg(p \vee q) \Leftrightarrow r$

Símbolo:




Tabela Verdade:

p	q	$p \vee q$	r
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

Obs.: As portas NAND e NOR são chamadas portas universais, pois podem ser combinadas para implementar o AND, OR e NOT.


→ Universalidade do NAND:

I. Inversor =  $\neg(p \wedge p) \Leftrightarrow \neg p \Leftrightarrow r$


Tabela Verdade:

p	$p \wedge p$	$\neg(p \wedge p)$	$\neg p$
0	0	1	1
1	1	0	0

Circuito:



Circuito:



II. OR =  $\neg(\neg(p \wedge p) \wedge \neg(q \wedge q)) \Leftrightarrow p \vee q \Leftrightarrow r$

Tabela Verdade:


p	q	$p \wedge p$	$\neg(p \wedge p)$	$q \wedge q$	$\neg(q \wedge q)$	$\neg(\neg(p \wedge p) \wedge \neg(q \wedge q))$	$\neg q$	$p \vee q$
0	0	0	1	0	1	1	0	0
0	1	0	1	1	0	0	1	1
1	0	1	0	0	1	0	1	1
1	1	1	0	1	0	0	1	1

III. AND =  $\neg(\neg(p \wedge q) \wedge \neg(p \wedge q)) \Leftrightarrow p \wedge q \Leftrightarrow r$

Tabela Verdade:

p	q	$p \wedge q$	$\neg(p \wedge q)$	$\neg(\neg(p \wedge q) \wedge \neg(p \wedge q))$	$\neg q$	$p \wedge q$
0	0	0	1	1	0	0
0	1	0	1	1	0	0
1	0	0	1	1	0	0
1	1	1	0	0	1	1

Circuito:




→ Universalidade do NOR:

I. Inversor =  $\neg(p \vee p) \Leftrightarrow \neg p \Leftrightarrow r$

Tabela Verdade:

p	$p \vee p$	$\neg(p \vee p)$	$\neg p$
0	0	1	1
1	1	0	0

Circuito:






II - OR =  $\neg(\neg(p \vee q) \vee \neg(p \vee q)) \Leftrightarrow p \vee q \Leftrightarrow S$

Tabela Verdade:


p	q	$p \vee q$	$\neg(p \vee q)$	$\neg(p \vee q) \vee \neg(p \vee q)$	$\neg a$	$p \vee q$	
0	0	0	1	1	0	0	✓
0	1	1	0	0	1	1	✓
1	0	1	0	0	1	1	✓
1	1	1	0	0	1	1	✓



III - AND =  $\neg(\neg(p \wedge p) \vee \neg(q \wedge q)) \Leftrightarrow p \wedge q \Leftrightarrow S$

Tabela Verdade:

p	q	$p \wedge p$	$\neg(p \wedge p)$	$q \wedge q$	$\neg(q \wedge q)$	$\neg a$	$p \wedge q$	
0	0	0	1	0	1	0	0	✓
0	1	0	1	1	0	1	0	✓
1	0	1	0	0	1	0	0	✓
1	1	1	0	1	0	0	1	✓



7. XNOR =  $\neg(p \vee q) \Leftrightarrow S$

Símbolo:






Tabela Verdade:

p	q	$p \vee q$	$\neg(p \vee q)$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

NOT com XNOR:




OR com XNOR:




Decodificador

a	b	$x_1$	$x_2$	$x_3$	$x_4$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$x_1 = \neg a \wedge \neg b$   
 $x_2 = \neg a \wedge b$   
 $x_3 = a \wedge \neg b$   
 $x_4 = a \wedge b$




Multiplexador




X = don't care

a	b	c	d	$e_1$	$e_0$	S
0	X	X	X	0	0	0
1	X	X	X	0	0	1
X	0	X	X	0	1	0
X	1	X	X	0	1	1
X	X	0	X	1	0	0
X	X	1	X	1	0	1
X	X	X	0	1	1	0
X	X	X	1	1	1	1


em quem vamos "prestar atenção"








R	S	Q <sub>A</sub>	Q <sub>A</sub> <sup>-</sup>	Q <sub>D</sub>	Q <sub>D</sub> <sup>-</sup>	
0	0	0	1	0	1	Se R=S=0, Q <sub>A</sub> =Q <sub>D</sub> e Q <sub>A</sub> <sup>-</sup> =Q <sub>D</sub> <sup>-</sup>
0	0	1	0	1	0	
1	0	0	1	0	1	Reset
1	0	1	0	0	0	
0	1	0	1	1	0	set
0	1	1	0	1	0	
0	1	1	0	1	0	Não determinístico (depende do que responder 1)
1	1	X	X	?	?	




Deste modo, é impossível ativar o Data quando reset está ativado. Quando Reset é desligado, Data é copiado em Q (e Q<sup>-</sup> fica invertido).





Vantagem dessa representação: acompanha a variação ao longo do tempo.

→ Representação do circuito latch:



Quando dá set, sobe Q e desce Q<sup>-</sup>.  
Quando dá reset, desce Q e sobe Q<sup>-</sup>.  
Nome: diagrama de tempos



Não há mais configurações "proibidas". 1/1 e 0/0 geram o mesmo resultado.