Algorithm 35 CircP2(\mathcal{AC} , vr(), dr()). Assumes the values of leaf circuit nodes v have been initialized in vr(v) and the circuit alternates between addition and multiplication nodes, with leaves having multiplication parents.

```
input:
   AC:
               arithmetic circuit
   vr():
               array of value registers (one register for each circuit node)
   dr():
               array of derivative registers (one register for each circuit node)
output: computes the value of circuit output v in vr(v) and computes derivatives of leaf
nodes v in dr(v)
main:
  1: for each non-leaf node v with children c (visit children before parents) do
        if v is an addition node then
            \operatorname{vr}(v) \leftarrow \sum_{c: \operatorname{bit}(c)=0} \operatorname{vr}(c) \{ \text{if bit}(c) = 1, \text{ value of } c \text{ is } 0 \}
  3:
        else
  4:
            if v has a single child c' with vr(c') = 0 then
  5:
               \mathsf{bit}(v) \leftarrow 1; \mathsf{vr}(v) \leftarrow \prod_{c \neq c'} \mathsf{vr}(c)
  6:
  7:
               \operatorname{bit}(v) \leftarrow 0; \operatorname{vr}(v) \leftarrow \prod_{c} \operatorname{vr}(c)
  8:
  9:
            end if
         end if
 10:
 11: end for
     dr(v) \leftarrow 0 for all non-root nodes v; dr(v) \leftarrow 1 for root node v
     for each non-root node v (visit parents before children) do
         for each parent p of node v do
 14:
            if p is an addition node then
 15:
               dr(v) \leftarrow dr(v) + dr(p)
 16:
            else
 17:
               if vr(p) \neq 0 then \{p \text{ has at most one child with zero value}\}
 18:
                  if bit(p) = 0 then \{p \text{ has no zero children}\}\
 19:
                     dr(v) \leftarrow dr(v) + dr(p)vr(p)/vr(v)
 20:
                  else if vr(v) = 0 then \{v \text{ is the single zero child}\}
21:
 22:
                     dr(v) \leftarrow dr(v) + dr(p)vr(p)
                  end if
23:
               end if
 24:
            end if
 25:
         end for
 26:
27: end for
```

The bottom-up pass in Algorithm 34 clearly takes time linear in the circuit size, where size is defined as the number of circuit edges. However, the top-down pass takes linear time only when each multiplication node has a bounded number of children; otherwise, the time to evaluate the term $\prod_{v'\neq v} \operatorname{vr}(v')$ cannot be bounded by a constant.

This is addressed by Algorithm 35, which is based on observing that the term $\prod_{v'\neq v} \mathsf{vr}(v')$ equals $\mathsf{vr}(p)/\mathsf{vr}(v)$ when $\mathsf{vr}(v)\neq 0$ and, hence, the time to evaluate it can be bounded by a constant if we use division. Even the case $\mathsf{vr}(v)=0$ can be handled efficiently but that requires an additional bit per multiplication node p:

• bit(p) = 1 when exactly one child of node p has a zero value.