Final


```
• DE10 LITE Golden Top:
           ______
// Ver :| Author
  _____
// This code is generated by Terasic System Builder
`define ENABLE ADC CLOCK
`define ENABLE CLOCK1
`define ENABLE CLOCK2
`define ENABLE SDRAM
`define ENABLE HEXO
`define ENABLE HEX1
`define ENABLE HEX2
`define ENABLE HEX3
`define ENABLE HEX4
`define ENABLE HEX5
`define ENABLE KEY
`define ENABLE LED
`define ENABLE SW
`define ENABLE VGA
`define ENABLE ACCELEROMETER
`define ENABLE ARDUINO
`define ENABLE GPIO
module DE10 LITE Golden Top (
   //////// ADC CLOCK: 3.3-V LVTTL ///////
`ifdef ENABLE ADC_CLOCK
                       ADC CLK 10,
  input
`endif
  //////// CLOCK 1: 3.3-V LVTTL ///////
`ifdef ENABLE CLOCK1
  input
                       MAX10 CLK1 50,
`endif
  //////// CLOCK 2: 3.3-V LVTTL ////////
`ifdef ENABLE CLOCK2
                       MAX10 CLK2 50,
  input
`endif
   //////// SDRAM: 3.3-V LVTTL ///////
`ifdef ENABLE SDRAM
        [12:0]
                      DRAM ADDR,
  output
                       DRAM BA,
   output
              [1:0]
   output
                       DRAM CAS N,
   output
                       DRAM CKE,
   output
                       DRAM CLK,
                      DRAM CS N,
   output
            [15:0] DRAM DQ,
   inout
```


```
DRAM LDQM,
   output
                              DRAM RAS N,
   output
                              DRAM UDQM,
   output
                              DRAM WE N,
   output
`endif
   //////// SEG7: 3.3-V LVTTL ////////
`ifdef ENABLE HEXO
   output
                    [7:0]
                              HEXO,
`endif
`ifdef ENABLE HEX1
   output
                    [7:0]
                              HEX1,
`endif
`ifdef ENABLE HEX2
   output
                   [7:0]
                              HEX2,
`endif
`ifdef ENABLE HEX3
                              HEX3,
   output
                    [7:0]
`endif
`ifdef ENABLE HEX4
                   [7:0]
                              HEX4,
   output
`endif
`ifdef ENABLE HEX5
   output
                    [7:0]
                              HEX5,
`endif
   /////// KEY: 3.3 V SCHMITT TRIGGER ///////
`ifdef ENABLE KEY
   input
                    [1:0] KEY,
`endif
   //////// LED: 3.3-V LVTTL ///////
`ifdef ENABLE LED
   output
                    [9:0]
                             LEDR,
`endif
   //////// SW: 3.3-V LVTTL ////////
`ifdef ENABLE_SW
   input
                    [9:0]
                              SW,
`endif
   //////// VGA: 3.3-V LVTTL ///////
`ifdef ENABLE VGA
   output
                              VGA B,
                    [3:0]
                              VGA G,
   output
                    [3:0]
                              VGA HS,
   output
                              VGA R,
   output
                    [3:0]
                              VGA VS,
   output
`endif
   //////// Accelerometer: 3.3-V LVTTL ///////
`ifdef ENABLE ACCELEROMETER
                              GSENSOR CS N,
   output
                              GSENSOR INT,
   input
                    [2:1]
                              GSENSOR SCLK,
   output
                              GSENSOR SDI,
   inout
   inout
                              GSENSOR SDO,
`endif
   //////// Arduino: 3.3-V LVTTL ///////
`ifdef ENABLE ARDUINO
```


```
[15:0]
                           ARDUINO IO,
   inout
                            ARDUINO RESET N,
   inout
`endif
   /////// GPIO, GPIO connect to GPIO Default: 3.3-V LVTTL ///////
`ifdef ENABLE GPIO
   inout
                 [35:0]
                           GPIO
`endif
);
localparam DIGITS = 6;
localparam WIDTH = 20; //$clog2(10**DIGITS - 1);
// REG/WIRE declarations
logic [DIGITS-1:0][3:0] bcd;
logic [DIGITS-1:0][7:0] hex;
logic [DIGITS-1:0] blank;
logic [WIDTH-1:0 ] result;
// Structural coding
assign {HEX5, HEX4, HEX3, HEX2, HEX1, HEX0} = hex;
acumulator #(
   .WIDTH ( WIDTH )
) acumulator inst (
   .clk_i ( MAX10_CLK1 50 ) ,
   .rst ni ( KEY[1] ) ,
   .add ni ( KEY[0] ) ,
   .number i (SW),
   .result o ( result )
);
bin to bcd #(
   .DIGITS ( DIGITS ),
   .WIDTH ( WIDTH )
bin to bcd inst(
   .bin i ( result ),
   .bcd o (bcd)
);
genvar i;
 generate
   for (i=0; i<DIGITS; i++) begin : GEN 7SEG</pre>
       single digit 7seg driver
       digit 7seg_driver_inst(
          .bcd_i (bcd[i] ),
.seg7_o (hex[i] ),
.blank_i ((i==0) ? 1'b0 : (i==DIGITS-1) ? 1'b1 : blank[i+1] ),
          .blank o ( blank[i]
       );
   end
 endgenerate
endmodule
```

```
bin_to_bcd:
module bin to bcd #(
    DIGITS = 2,
    WIDTH = $clog2(10**DIGITS - 1)
    input[WIDTH-1:0] bin i,
    output reg [DIGITS-1:0][3:0] bcd o
);
always @ (*) begin
    integer i;
    reg [WIDTH - 1:0] tmp;
    tmp = bin_i;
    for (i=0; i<DIGITS; i=i+1) begin</pre>
        bcd_o[i] = tmp % 10;
        tmp = tmp / 10;
    end
end
endmodule
• single_digit_7seg_driver:
module single digit 7seg driver (
                     [3:0] bcd i,
    input
    output reg [7:0] seg7 o,
                            blank i,
    input
    output
                        blank o
);
always @ (*) begin
    case (bcd i)
        0: seg7 o = 8'b001111111;
        1: seg7 o = 8'b00000110;
        2: seg7 o = 8'b01011011;
        3: seg7 o = 8'b01001111;
        4: seg7 o = 8'b01100110;
        5: seg7 o = 8'b01101101;
        6: seg7 o = 8'b01111101;
        7: seg7 o = 8'b00000111;
        8: seg7 \circ = 8'b011111111;
        9: seg7 o = 8'b01101111;
        default: seg7 o = 8'hxx;
    seg7 o = {8{!blank o}} & seg7 o;
    seg7_o = \sim seg7_o;
end
assign blank o = !(|bcd i) && blank i;
endmodule
acumulator:
module acumulator #(
```

```
WIDTH = 20
) (
                             clk_i ,
rst_ni ,
add_ni ,
    input
    input
    input
    input [WIDTH-1:0] number_i,
output [WIDTH-1:0] result_o
);
logic add nd;
always @ (posedge clk_i or negedge rst_ni) begin
    if (!rst ni)
        add_nd <= 1'b1;
    else
        add_nd <= add_ni;</pre>
end
always @ (posedge clk_i or negedge rst_ni) begin
    if (!rst ni)
       result_o <= 'b0;
    else if (add_nd && !add_ni)
       result_o <= result_o + number_i;
end
endmodule
```







single_digit_7seg_driver:GEN_7SEG[0].digit_7seg_driver_inst Mux1 SEL[3..0] seg7_o~6 seg7_o[5]~not OUT 16'h371 DATA[15..0] Mux2 seg7_o~4 seg7_o[3]~not SEL[3..0] OUT Decoder0 16'h36d DATA[15..0] seg7_o~3 seg7_o[2]~not bcd_i[3..0] 2:0 IN[2..0] OUT[7..0] seg7_o~0 seg7_o~2 seg7_o[1]~not WideOr0 seg7_o~5 seg7_o[4]~not WideOr1 Mux3 seg7_o[0]~not SEL[3..0] seg7_o[7..0] seg7_o~1 OUT 16'h3ed DATA[15..0] blank_o blank_i Mux0 seg7_o~7 seg7_o[6]~not SEL[3..0] OUT 16'h37c DATA[15..0]