
5	4	2	2		7		
TABLE OF CONTENTS				Rev	Revisio Description	ns Date	Approved
2 Notes & Block Diagram					Initial Release	12/17/2015	
3 MKE18F512VLL16 (100LQFP)				2.1	Update C12 capacitor	5/27/2016	
4 Power Section				AI	opuace ciz capacitoi	0/2//2010	<u> </u>
5 Peripherals				A2	For production board	6/22/2016	
6 FXOS87000CQ Module							
7 OpenSDA				A3	Update R63 resistor	7/13/2016	
8 Elevator Connector 9 MCU SOCKET							
9 MCO SOCKEI							P
							H
							c
	ושידי	R-KE18F					
	T 441						

	P	6501 Austi	William C		West	•		
This document contain procurement or manuf	acture in wh	n proprietary to NXP sole or in part without	the expre	not be used 1 ss written pe	or engineerir rmission of N	IXP So	gn. miconduc	tors.
		ICAP Classifi	ication:	CP:	IUO:	х	PUBL	
Designer: Ben Wang	Drawin				IUO:	х	PUBI:	
Designer: Ben Wang Drawn by: Ben Wang	Drawin Page T	TWR-	KE18			x	PUBL	

- Unless Otherwise Specified:
  All resistors are in ohms All capacitors are in uF All voltages are DC
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
  B Denotes Active-Low Signal
  or [] Denotes Vectored Signals
- 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

## **Block Diagram**



## Power & Ground Nets VOLTAGE DESCRIPTION Output of USB power switch controlled by the VTRG\_EN signal from the OpenSDA and the ELE\_PS\_SENSE signal from the TWR elevator connectors. Goes to regulator input select header. P5V\_TRG\_SDA 5V USB0\_VBUS USB power from primary elevator Pin A57. SDA\_VOUT33 Output of OpenSDA's K20 internal regulator to power OpenSDA's circurity 3.3V P5V\_ELEV Output of 3.3V regulator or from the Elevator connectors. May also be supplied externally by connecting to the board voltage select header at pin 3. P3V3\_REG 3.3V Output of 3.3V or 5V regulators as selected by the board voltage select header. May also be supplied externally by connecting to the board voltage select header at pin 3. V\_BRD 3.3-5V VREG\_IN 5V Power into the on board voltage regulators. MCU PWR 3.3-5V MCU digital power. Filtered from V\_BRD MCU\_VDD 3.3-5V MCU digital power input after current measurement jumper VDDA 3.3-5V VDDA power for MCU and analog circuits. Filtered from MCU\_PWR. Upper reference voltage for ADC on the MCU. Filtered from VDDA. VREFH 3.3V-5V VREFL Lower reference voltage for ADC on the MCU. Filtered from VSSA. VSSA 0V VSSA power for MCU and analog circuits. Filtered from GND. GND 0V Digital and Analog Ground.



