



Rev	Description	Date	Author
1.0	Initial release.	30-Apr-2020	Andre M. P. Mattos



Power Diagram

## Revision History




## PCB Elements

HARSH Payload Daughter Board (HARSH\_Payload) for OBDH 2.0 ALT Hardware  
Copyright © 2020 by UFSC and LIRMM.

- Drawn by: André Martins Pio de Mattos.
- Reviewers: Yan Castro de Azeredo.
- Based on OBDH 2.0 designed by: André Martins Pio de Mattos.
- Based on DB\_Memory designed by: Yan Castro de Azeredo.
- Support: Kleber Reis Gouveia Júnior.

## Project Information










Block Diagram

Title: HARSH Payload Architecture		
Size: A4	Project: HARSH_Payload.PjPCB	Revision: 1.0
Date: 4/19/2020	Time: 7:56:11 PM	Sheet 1 of 8
Drawn By: Andre Martins Pio de Mattos	Model: HARSH_DB	

UFSC - SpaceLab  
University Campus - Trindade  
Dep. of Electrical Engineering - CTC  
Florianópolis, Santa Catarina, Brazil  
CEP: 88040 - 900


Cannot open file  
C:\Users\yanaz\OneDrive\Área de  
Trabalho\SpaceLab\EntidadeVisual\loco



Title: HARSH Payload Interface		
Size: A4	Project: HARSH_Payload.PrjPCB	Revision: 1.0
Date: 4/19/2020	Time: 7:56:11 PM	Sheet 2 of 8
Drawn By: Andre Martins Pio de Mattos		Model: HARSH_DB

UFSC - SpaceLab  
University Campus - Trindade  
Dep. of Electrical Engineering - CTC  
Florianópolis, Santa Catarina, Brazil  
CEP: 88040 - 900








Cannot open file  
C:\Users\yanaz\OneDrive\Área de  
Trabalho\SpaceLab\ID  
entidadeVisual1.ooc



Title: HARSH Payload Topology		
Size: A4	Project: HARSH_Payload.PjPCB	Revision: 1.0
Date: 4/19/2020	Time: 7:56:12 PM	Sheet 3 of 8
Drawn By: Andre Martins Pio de Mattos		Model: HARSH_DB

UFSC - SpaceLab  
University Campus - Trindade  
Dep. of Electrical Engineering - CTC  
Florianópolis, Santa Catarina, Brazil  
CEP: 88040 - 900

Cannot open file  
C:\Users\yanaz\OneDrive\Área de  
Trabalho\SpaceLab\IdentidadeVisual\loco



**Title: HARSH Payload SDRAM memories**




Size: **A4** Project: HARSH\_Payload.PrjPCB Revision: 1.0

Date: 4/19/2020 Time: 7:56:12 PM Sheet 4 of 8

Drawn By: Andre Martins Pio de Mattos Model: HARSH\_DB

UFSC - SpaceLab  
University Campus - Trindade  
Dep. of Electrical Engineering - CTC  
Florianópolis, Santa Catarina, Brazil  
CEP: 88040 - 900

Cannot open file  
C:\Users\yanaz\OneDrive\Área de  
Trabalho\SpaceLab\1d  
entidadeVisual1.ooc



Title: HARSH Payload FPGA Banks 0\_2

Size: A4 Project: HARSH\_Payload.PrjPCB Revision: 1.0

Date: 4/19/2020 Time: 7:56:13 PM Sheet 5 of 8


Drawn By: Andre Martins Pio de Mattos Model: HARSH\_DB

UFSC - SpaceLab  
University Campus - Trindade  
Dep. of Electrical Engineering - CTC  
Florianópolis, Santa Catarina, Brazil  
CEP: 88040 - 900


Cannot open file  
C:\Users\yanaz\OneDrive\Área de Trabalho\SpaceLab\EntidadeVisual\docs

### MSIO BANKS (memories)


SDRAM data and control signals




SDRAM address and control signals



### HARNESS AND PORTS



### MSIOD BANKS (not used)



Title: **HARSH Payload FPGA Banks 4\_7**









Size: **A4** Project: HARSH\_Payload.PrjPCB Revision: 1.0

Date: **4/19/2020** Time: **7:56:13 PM** Sheet **6** of **8**

Drawn By: **Andre Martins Pio de Mattos** Model: **HARSH\_DB**

UFSC - SpaceLab  
University Campus - Trindade  
Dep. of Electrical Engineering - CTC  
Florianópolis, Santa Catarina, Brazil  
CEP: 88040 - 900

Cannot open file  
C:\Users\yanaz\OneDrive\Área de  
Trabalho\SpaceLab\EntidadeVisual\loco



**Title: HARSH Payload FPGA Miscellaneous**









Size: A4 Project: HARSH\_Payload.PrjPCB Revision: 1.0

Date: 4/19/2020 Time: 7:56:13 PM Sheet 7 of 8

Drawn By: Andre Martins Pio de Mattos Model: HARSH\_DB

UFSC - SpaceLab  
University Campus - Trindade  
Dep. of Electrical Engineering - CTC  
Florianópolis, Santa Catarina, Brazil  
CEP: 88040 - 900

Cannot open file  
C:\Users\yanaz\OneDrive\Área de Trabalho\SpaceLab\IdentidadeVisual\docs



Title: **HARSH Payload Power Supply**


Size: A4 Project: HARSH\_Payload.PrjPCB Revision: 1.0

Date: 4/19/2020 Time: 7:56:14 PM Sheet 8 of 8


Drawn By: Andre Martins Pio de Mattos Model: HARSH\_DB


UFSC - SpaceLab  
University Campus - Trindade  
Dep. of Electrical Engineering - CTC  
Florianópolis, Santa Catarina, Brazil  
CEP: 88040 - 900

Cannot open file  
C:\Users\yanaz\OneDrive\Área de  
Trabalho\SpaceLab\IdentidadeVisual\loco





HARSH PAYLOAD  
DAUGHTER BOARD






2







5

