
### MIPS registers

register	assembly name	Comment
r0	\$zero	Always 0
r1	\$at	Reserved for assembler
r2-r3	\$v0-\$v1	Stores results
r4-r7	\$a0-\$a3	Stores arguments
r8-r15	\$†0-\$†7	Temporaries, not saved
r16-r23	\$s0-\$s7	Contents saved for use later
r24-r25	\$†8-\$†9	More temporaries, not saved
r26-r27	\$k0-\$k1	Reserved by operating system
r28	\$ <i>g</i> p	Global pointer
r29	\$sp	Stack pointer
r30	\$fp	Frame pointer
r31	\$ra	Return address

#### MIPS insruction formats

Instruction "add" belongs to the R-type format.




add \$s1, \$s2, \$t0 will be coded as

0	18	8	17	0	32
6	5	5	5	5	6

The "function" field is an extension of the opcode, and they together determine the operation.

Note that "sub" has a similar format.

Instruction "lw" (load word) belongs to I-type format.



lw \$t0, 32(\$s3)


will be coded as

35	19	8	32
6	5	5	16

Both "lw" and "sw" (store word) belong to I-format.

MIPS has (fortunately) only three different instruction formats. The operation codes determine the format. This is how the control unit interprets the instructions.

# What is an Assembler?



If you know the instruction formats, then you can translate it. The machine language consists of 0's and 1's

## Think about these

- 1. How will you load a constant into a memory location (i.e. consider implementing x := 3)
- 2. How will you implement x:=x+1 in assembly language?
- 3. Why is the load (and store too) instruction so "crooked?"
- 4. How will you load a constant (say 5) into a register?

### Pseudo-instructions

These are simple assembly language instructions that do not have a direct machine language equivalent. During assembly, the assembler translates each psedudo-instruction into one or more machine language instructions.

#### Example

The assembler will translate it to

We will see more of these soon.

### Loading a 32-bit constant into a register

```
lui $50, 42 # load upper-half immediate ori $50, $50, 18 # (one can also use andi)
```

What is the end result?

## Logical Operations

Shift left srl

Shift right sll

Bit-by-bit AND and, andi (and immediate)

opcode	rs	rt	rd	shift amt	function
6	5 ∱ src	5 <del>^</del> src	5 <del>1</del> dst	5	6

sll \$t2, \$s0, 4 means \$t2 = \$s0  $\leftrightarrow$  4 bit position (s0 = r16, t2 = r10)

0	0	16	10	4	0	
6	5	5	5	5	6	

s0 = 0000 0000 0000 0000 0000 0000 1001

t2 = 0000 0000 0000 0000 0000 1001 0000

Why are these instructions useful?

### Using AND for bit manipulation

To check if a register \$50 contains an odd number, AND it with a mask that contains all 0's except a 1 in the LSB position, and check if the result is zero (we will discuss decision making later)

andi \$t2, \$s0, 1

This uses I-type format (why?):

8	16	10	1
6 andi	5	5	16
	s0	<b>t2</b>	

Now we have to test if \$t2 = 1 or 0

### Making decisions

if 
$$(i == j)$$
  $f = g + h$ ; else  $f = g - h$ 

Use **bne** = branch-nor-equal, **beq** = branch-equal, and j = jump

Assume that f, g, h, are mapped into \$s0, \$s1, \$s2 i, j are mapped into \$s3, \$s4

bne \$s3, \$s4, Else # goto Else when i=j

add \$s0, \$s1, \$s2 # f = g + h

j Exit # goto Exit

Else: sub \$s0, \$s1, \$s2 #f = g - h


Exit:

#### Clock

The clock ticks at the heart of every processor.

Typically most CPU operations are synchronized with this clock.

voltage



Frequency f = no. of oscillations per second = 1/period

if f = 2.5 Ghz then time period = 0.4 ns

Each instruction is executed in a few clock cycles. add, sub, shift etc take a few cycles only, but multiply or divide takes many more cycles.