{"payload":{"header_redesign_enabled":false,"results":[{"id":"56601377","archived":false,"color":"#b2b7f8","followers":118,"has_funding_file":false,"hl_name":"andres-mancera/ethernet_10ge_mac_SV_UVM_tb","hl_trunc_description":"SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":56601377,"name":"ethernet_10ge_mac_SV_UVM_tb","owner_id":9203465,"owner_login":"andres-mancera","updated_at":"2018-07-16T15:03:36.680Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":86,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aandres-mancera%252Fethernet_10ge_mac_SV_UVM_tb%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/andres-mancera/ethernet_10ge_mac_SV_UVM_tb/star":{"post":"gn_xp2KBMKIhuAEq0fG0nLGzBaygtLq8RkGF6l6P42K9C5R_4Dz8XEhAp95Xp2GYQSDKDjHBq77CD4k5cVMvaQ"},"/andres-mancera/ethernet_10ge_mac_SV_UVM_tb/unstar":{"post":"RZP4be6jVu6oMre5a7RctzdMqIPbLvg2xnrjr4Bvv6BMkIBDzO4V5tbfF3CmHysIWriarOqjtk6xKZpjjESUlw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"SUsbY9ysherfz_K7P8DVyNw7ibWnfDnkK2MtNqNpAOeGQGJGXPQ6BEdsZ-l9P3inNZbjx9qwT2AWNKQMaZsyAQ"}}},"title":"Repository search results"}