

UNIVERSIDAD CARLOS III DE MADRID

Laboratory Report

Integrated Circuits and Microelectronics

**Andrés Navarro Pedregal (100451730) & Daniel Toribio
Bruna (100454242)**



**Dual Bachelor in Data Science and Engineering and Telecommunication
Technologies Engineering**

March 21, 2024

Contents

1	Introduction	3
2	Design Characteristics	4
2.1	Full Implemented Functionality	4
2.2	I/O Interface, Type And Functionality	4
3	Design Structure	5
3.1	Block Diagram	5
3.2	Component Description	5
3.2.1	Sine Generator	5
3.2.2	Filter	6
3.3	Calculation	6
3.3.1	Frequencies	6
3.3.2	Filter Coefficients	7
3.4	Simulations	9
4	Architectures	10
4.1	Parallel Architecture	10
4.2	One Flip-Flop Pipeline Architecture	10
4.3	Two Flip-Flop Pipeline Architecture	11

5	Synthesis Results	13
5.1	Time Results	13
6	Hardware Results	15
7	Conclusion	18

1 Introduction

In this lab report, our goal is to create a waveform generation and FIR (Finite Impulse Response) filter implementation. Our objective is to understand and construct circuits that can generate sinusoidal signals and filter them effectively. These circuits will be designed to operate on FPGA (Field-Programmable Gate Array) boards, specifically the Basys 3 model, utilizing components such as LEDs and digital-to-analog converters (DACs).

Session 1: Waveform Generator In our first session, we create a circuit capable of generating sinusoidal signals represented with 8 bits of precision. This circuit will be responsible for producing these signals at different frequencies, which will be selected through input switches. The generated waveform will be visualized through both LEDs on the FPGA board and an 8-bit DAC (Pmod R2R), ensuring versatility in signal output. Our design will consist of various components including timers, memory units, and counters to facilitate accurate signal generation and display.

Session 2 and 3: FIR Filter Implementation Moving forward, we implement a digital FIR filter alongside the previously developed waveform generator. The FIR filter serves the purpose of refining the generated signals by attenuating frequencies beyond a specified cutoff point. Utilizing filter coefficients obtained from MATLAB, we construct a filter with a predetermined number of stages to achieve the desired filtering effect. Integrating this filter into our existing circuitry, we aim to enhance the quality of the generated signals for various applications.

Throughout these sessions, we'll engage in simulation, synthesis, and practical implementation of our designs on FPGA boards. Additionally, we'll document our progress through test benches, oscilloscope measurements, and final reports, ensuring a comprehensive understanding of the design process and its outcomes.

By the end of these sessions, we anticipate gaining valuable insights into circuit design, signal processing, and FPGA-based system implementation, laying a solid foundation for further exploration in the field of integrated circuits and microelectronics.

2 Design Characteristics

2.1 Full Implemented Functionality

For this circuit, the main functionality is the representation of a signal generation and a FIR filter.

The signal generation will generate a sine signal by means of using timers to modulate the frequency, and a ROM to store the values of the signal. By using a high enough clock frequency, the signal will assimilate almost the same as a continuous sine signal. In the pictures below of the implemented circuit we can see a perfect signal.

For the FIR filter, we will be using different architectures to apply the filter at the output of the signal. For this laboratory we have used 3 different architectures: parallel and pipeline with 2 different set ups. The details of each architecture can be seen below.

2.2 I/O Interface, Type And Functionality

For the interface we will have the different inputs and outputs:

- Clk: it is the clock that the system works in. In order to ensure a proper behaviour, a clock of 10MHz must be used. It is a logic signal with 0 and 1 as values.
- Reset: it is the signal to reset the whole circuit. It is a logic signal with 0 and 1 as values.
- Per: it will be the selector of the frequency in used. It will be a two pin logic signal with 4 different values. Each value for each of the different frequency in used.
- Led: it will be the output of the signal after the filter. It will be a 8 bits with two-complement representation.
- Dac: this will be the same output as the led of 8 bits but using positive numbers.

3 Design Structure

3.1 Block Diagram




Figure 1: Block diagram of the full circuit implementation.

3.2 Component Description

For the implementation, we will be using two general blocks, a sine generator and a filter.

3.2.1 Sine Generator

For the sine generator, we will have a ROM that will store the values of the sine wave. Each output will be selected sequentially with a counter that will be managed with a timer. The period of the timer will depend on the frequency chosen by the user.

3.2.2 Filter

The filter that we will be using it will be a FIR filter with 12 stages. You can check the calculations performed below but the formula we will be using will be:

$$y[n] = \sum_{i=0}^{12} a_i \cdot x[n-i] \quad (1)$$

3.3 Calculation

3.3.1 Frequencies

1. Values:

We calculated 16 values of a sine signal with the following code:

```
import math

# Define parameters
amplitude = 127
frequency = 1 # Adjust frequency as needed
num_points = 16

# Generate values
values = []
for t in range(num_points):
    values.append((int) (amplitude * math.sin((2 * math.pi * t) / num_point

# Print the values
for i, val in enumerate(values):
    print(f"f(t_{i}) =", val)

f(t_0) = 0
f(t_1) = 48
f(t_2) = 89
f(t_3) = 117
f(t_4) = 127
f(t_5) = 117
f(t_6) = 89
f(t_7) = 48
f(t_8) = 0
f(t_9) = -48
```

```
f(t_10) = -89
f(t_11) = -117
f(t_12) = -127
f(t_13) = -117
f(t_14) = -89
f(t_15) = -48
```

2. Periods:

The frequencies we needed to use were 600, 1000, 2200, and 3900 Hz. For the period, we calculated that with the following code

```
frequencies = [600, 1000, 2200, 3900]
num_points = 16
clock_frequency = 10e7

# Generate values
values = []
for i in range(len(frequencies)):
    values.append((int) (clock_frequency / (frequencies[i] * num_points)))

# Print the values
for i, val in enumerate(values):
    print(f"time({i}) =", val)

time(0) = 10416
time(1) = 6250
time(2) = 2840
time(3) = 1602
```

3.3.2 Filter Coefficients

For the coefficients of the filter, we used a 12 order filter, therefore we needed 13 different values. The calculations can be seen below.





Figure 2: Filter Coefficients Adaptation For Use.

3.4 Simulations

For the simulations, 2 periods of each signal where performed. Note that the filter has a cutoff frequency of 1000 Hz.

For the first frequency, the signal passes without a problem. For the second frequency, it reduces by half as it is the same as the cutoff frequency where the filter will attenuate the signal by one half. And for the other signals, the filter filters out completely the sine wave.



Figure 3: VHDL Test Bench Simulation

4 Architectures

Different architectures have been proposed to reduce the critical region of the filter so we can use higher frequencies. Note, that the VHDL code is separated in different files for each filter.

4.1 Parallel Architecture

For the parallel architecture, we use the following diagram.




Figure 4: Parallel architecture

This architecture has a big critical region compared to the pipeline architecture as there are no intermediate registers to save the information.

4.2 One Flip-Flop Pipeline Architecture

For the pipeline architecture with one intermediate step, we use the following diagram.




Figure 5: Pipeline architecture with one step.

We added a single temporary flip-flop to reduce the critical region of the filter by half. Therefore, we expect that even though we will increase the area of the implementation we increase the maximum frequency that the filter can work at.

4.3 Two Flip-Flop Pipeline Architecture

For the final part, we added a second stage in the pipeline architecture to see if it further increases the maximum frequency.




Figure 6: Pipeline architecture with two steps.

5 Synthesis Results


	Parallel	One Flip-Flop Pipeline	Two Flip-Flop Pipeline
Logic LUTS	462	465	462
Flip Flop Registers	136	161	186
WPWS			
Max Frequency			

As we can see in the results from the table above our assumptions are correct. As the pipeline architecture is an implementation of the parallel one but with more registers to save temporary data, the number of flip-flops, therefore the area increases the more intermediate steps we add.

This temporary registers are used to reduce the critical region of the filter so the filter can be used at higher frequencies as seen.

Finally, the LUTS (look up tables) stay almost constant among the 3 architectures analyzed. This is as the computations are the same for the 3 cases.


5.1 Time Results



The screenshot shows the 'Design Timing Summary' window in Vivado 2019.1. The window displays a table of timing metrics for a design named 'synth_2 | xc7a35tcbg236-1'. The table is organized into three main sections: Setup, Hold, and Pulse Width. Each section contains specific timing metrics and their values. A message at the bottom states 'All user specified timing constraints are met.'.

Category	Metric	Value
Setup	Worst Negative Slack (WNS)	5,572 ns
	Total Negative Slack (TNS)	0,000 ns
	Number of Failing Endpoints	0
	Total Number of Endpoints	244
Hold	Worst Hold Slack (WHS)	0,142 ns
	Total Hold Slack (THS)	0,000 ns
	Number of Failing Endpoints	0
	Total Number of Endpoints	244
Pulse Width	Worst Pulse Width Slack (WPWS)	4,500 ns
	Total Pulse Width Negative Slack (TPWS)	0,000 ns
	Number of Failing Endpoints	0
	Total Number of Endpoints	137

All user specified timing constraints are met.



project_1.spr - Vivado 2019.1

Window Layout View Help Quick Access


SYNTHESIZED DESIGN - synth_2 | xc7a35lcp236-1

Tcl Console Messages Log Reports Design Runs Timing x

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): -1,396 ns	Worst Hold Slack (WHS): 0,142 ns	Worst Pulse Width Slack (WPWS): 4,500 ns
Total Negative Slack (TNS): -6,969 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): 0,000 ns
Number of Failing Endpoints: 8	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 294	Total Number of Endpoints: 294	Total Number of Endpoints: 162

Timing constraints are not met.



project_1.spr - Vivado 2019.1

Tools Reports Window Layout View Help Quick Access

SYNTHESIZED DESIGN - synth_2 | xc7a35lcp236-1

Tcl Console Messages Log Reports Design Runs Timing x

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): -1,011 ns	Worst Hold Slack (WHS): 0,142 ns	Worst Pulse Width Slack (WPWS): 4,500 ns
Total Negative Slack (TNS): -4,024 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): 0,000 ns
Number of Failing Endpoints: 6	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 344	Total Number of Endpoints: 344	Total Number of Endpoints: 187

Timing constraints are not met.

6 Hardware Results

For the hardware results we have tested with the oscilloscope the 4 signals to see the filter in action. In the pictures below, there are two signals. The one above is the sine filtered, and the one below is the sine not filtered.




Figure 7: For the frequency 600Hz, we can see that the filter allows the signal to pass as it is below the cut-off frequency. The signal is almost not attenuated.




Figure 8: For the frequency 1000Hz, we can see that the filter allows the signal to pass as it is below the cut-off frequency. The signal is almost not attenuated.




Figure 9: For the frequency 2200Hz, we can see that the filter filters the whole signal as it is expected.




Figure 10: For the frequency 3900Hz, we can see that the filter filters the whole signal as it is expected, even more than the 2200Hz frequency.

7 Conclusion

All in all, in this laboratory we have learned how to develop a signal generator and FIR filter in a FPGA. We have designed the filter with different architectures to see the different implementations. In the end, we were able to identify the advantages and drawback of each implementation, and the ability to increase the clock cycle of a system by decreasing the critical path of our code with the use of Flip-Flops.