

Low size FFT core for OFDM communications

XXXXXX XXXXXXXXXXXX, XXXXXXXXXXX X. XXXXXXXXXXX
 and XXXXXXX XXXXXXX
 XXXXXXXXXXXXX XX XXXXXX XXXXX,
 XXXXXXXXXXX XX XXXXXXXXXXXXX,
 XXXXXXXXXXXXX XX XXXXXXXXXXX XXXXXXXXXXXX,
 XXXXXX XXXXX, XXXXXXXXXXXX
 {XXXXXXXXXXXX,XXXXXXXXXXXX,XXXXXXXXX}@XX.XXX.XX

XXXXXX XXXXXXXXXXXX
 XXXXXXXXXXXXX XX XXXXXX XXXXX,
 XXXXXXXXXXX XX XXXXXXXXXXXXX,
 XXXXXXXXXXXXX XX XXXXXXXXXXX XXXXXXXXXXXX
 XXX XXXXXXXXXXXXXXXXXXXX,
 XXXXXX XXXXX, XXXXXXXXXXXX
 XXX@XX.XXX.XX

Abstract—In this work two FFT architectures to be used in a ISDB-T OFDM modulator are presented. The proposed architectures are based in the Radix algorithm. In particular, a radix-2 and a radix-4 are implemented.

The main objective is to achieve a very small footprint, in terms of the resources/space demanded by the core, keeping the performance of the standard FFT cores used as ISDB-T OFDM modulator, which will be the final use of the core. Radix algorithm has been selected because it provides high re-utilization, implemented over an iterative structure, using only one design of a butterfly module, multiplier and memory. In this scheme, the main complexity is in the control unit and the datapath. The FFT core is described using the Verilog hardware description language and the test scripts were written in the Matlab script language.

I. INTRODUCTION

The growing demand of speed in telecommunications leads to the implementation of faster transmission systems. One of the most used modulation schemes in communication systems that fulfills these data bandwidth demand is the Orthogonal Frequency Division Multiplexing (OFDM) [1], which transmits the data over multiple orthogonal carriers. The main advantage of the OFDM over other multi-carrier modulations is the carrier orthogonality. This feature permits to overlap the spectrum of the carriers without getting any inter-carrier interference, leading to higher carrier density and thus better spectrum utilization [1].

The OFDM modulation scheme can be expressed as:

$$s_k(t - kT) = \sum_{i=-N/2}^{N/2-1} x_{i,k} e^{j2\pi\left(\frac{i}{T}\right)(t-kT)} \quad (1)$$

where $x_{i,k}$ is the i th data symbol associated to the k th sub-carrier, and T is the symbol period.

It is easy to recognize in (1) an Inverse Discrete Fourier Transform. Assuming in (1) that $x_{i,k}$ is constant along the symbol period T it is possible to use an IDFT/DFT blocks to modulate/demodulate the OFDM signal. This approach requires much less resources than using modulators/demodulators banks, moreover the IDFT/DFT might be computed by using the efficient Fast Fourier Transform (FFT) algorithm, which reduces the complexity of the algorithm from $\mathcal{O}(n^2)$ to $\mathcal{O}(n \log n)$

The objective of this work is to obtain an FFT core, small enough to be included in a complete OFDM transceiver without consuming too much resources, but efficient and accurate enough to be useful in an ISDB-T television system.

II. ARCHITECTURE SELECTION

There are several algorithms to calculate the FFT and each of them has some advantages and disadvantages. As we are trying to achieve a small implementation, the radix- r algorithm is selected because of its particularity to reuse the same modules for all the steps involved in the FFT calculation [2]. Radix- r algorithms are a variation of Cooley-Tukey algorithms [3], which factorizes the FFT length, N , in the form of $N = r^\nu$, such that the N -point FFT is decomposed in ν r -points sub-FFTs. This factorization reduces the complexity from $\mathcal{O}(n^2)$ to $\mathcal{O}(n \log n)$ and leads to module reutilization as the sub-FFTs are all the same. These are key advantages in order to reduce the footprint of the core.

A. Radix- r Algorithm

This algorithm is based in the factorization of the FFT's length N through the bidimensional mapping:

$$n = N_2 n_1 + n_2 \quad \begin{cases} 0 \leq n_1 \leq N_1 - 1 \\ 0 \leq n_2 \leq N_2 - 1 \end{cases} \quad (2)$$

$$k = k_1 + N_1 k_2 \quad \begin{cases} 0 \leq k_1 \leq N_1 - 1 \\ 0 \leq k_2 \leq N_2 - 1 \end{cases} \quad (3)$$

where n is the time domain index, k is the frequency domain index, and $N = N_1 N_2$.

The DFT and IDFT can be expressed as (4) and (5)

$$X[k] = \sum_{n=0}^{N-1} x[n] W_N^{kn} \quad (4)$$

$$x[n] = \frac{1}{N} \sum_{k=0}^{N-1} X[k] W_N^{-kn} \quad (5)$$

where $W_N^{kn} = e^{-\frac{j2\pi kn}{N}}$ are known as *twiddle factors*. Replacing (2) and (3) in (4) and (5) it is obtained:

$$X[k1, k2] = \sum_{n_2=0}^{N_2-1} W_{N_2}^{n_2 k_2} \left(W_N^{n_2 k_1} \sum_{n_1=0}^{N_1-1} x[n_1, n_2] W_{N_1}^{n_1 k_1} \right) \quad (6)$$

The inner summation in (6) is a N_1 points DFT multiplied by the factor $W_N^{n_2 k_1}$. Taking $\tilde{x}[n_2, k1] = W_N^{n_2 k_1} \sum_{n_1=0}^{N_1-1} x[n_1, n_2] W_{N_1}^{n_1 k_1}$ and replacing in (6):

$$X[k1, k2] = \sum_{n_2=0}^{N_2-1} W_{N_2}^{n_2 k_2} \tilde{x}[n_2, k1] \quad (7)$$

Equation (7) shows the N_2 points \tilde{x} DFT. It demonstrates the power of the algorithm by replacing an N point DFT with two smaller sequential DFT. These sub-DFTs can be divided applying the described method in turn to reduce the original DFT to several sub-DFTs of smaller length and simpler to operate.

The value of r affects the type and quantity of operations needed, as can be seen in table I.

TABLE I. OPERATIONS NEEDED BY DIFFERENT VALUES OF r FOR AN 8-POINT FFT

| r | Multiplications | Non trivial multiplications | additions |
|-----|-----------------|-----------------------------|-----------|
| 2 | 2 | 0 | 2 |
| 3 | 3 | 2 | 6 |
| 4 | 4 | 0 | 8 |
| 5 | 6 | 5 | 17 |
| 7 | 9 | 8 | 36 |

For $r = 2$ and $r = 4$ there aren't non trivial multiplications, so this are the values chosen for r . A radix- r FFT has $\log_r N$ stages and each stage has N operations, giving the $\mathcal{O}(n \log n)$ complexity. As table I shows, for $r = 4$ more operations per stage are needed but there are half the stages than for $r = 2$. Then, both are implemented in order to compare them and bring the possibility to choose depending on the requirements of the specific application.

Another advantage of this algorithm is the possibility of in-place memory using, where the results of an operation is held in the memory position of the operands, so for an N point DFT, an N length memory is needed.

Radix- r algorithms limits the size of the FFT to powers of r , but it is not a trouble given that the available lengths are suitable for the proposed use.

B. Implementation of the Radix- r architecture

Fig. 1 shows the simplified scheme for 8 points radix-2 FFT.

Each node represents an addition and the arrows represents a multiplication by the value over it. Fig. 1 shows the stage division of the algorithm, each of them performing a 2 points DFT. In general, for a N points DFT $\frac{N}{2} \log_2(N)$ butterflies and $\frac{N}{2} (\log_2(N) - 1)$ complex multipliers are needed. There are different implementations for the radix algorithms which provides optimization in different aspects of the performance. Possible implementations are:

- Parallel: All *butterfly* and multipliers are implemented in similar scheme as the one showed in Fig. 1.




Fig. 1. 8 points Radix-2 FFT algorithm representation

- Unrolled: Single Delay Feedback (SDF) architecture [4]. Uses a *butterfly* and a complex multiplier per stage.
- Iterative: Only one *butterfly* and one complex multiplier, used sequentially by all the stages. Fig. 2 shows an 8 points iterative radix-2 FFT scheme.




Fig. 2. Iterative Radix-2 block diagram

Table II shows the comparison of the characteristics of the three implementations described above.

TABLE II. COMPARATIVE BETWEEN PARALLEL, UNROLLED AND ITERATIVE RADIX- r

| Characteristic | Parallel | Unrolled | Iterative |
|----------------|---------------------------------|-------------------|--------------------------|
| # butterfly | $\frac{N}{2} * \log_2(N)$ | $\log_2(N)$ | 1 |
| # multipliers | $\frac{N}{2} * (\log_2(N) - 1)$ | $\log_2(N) - 1$ | 1 |
| Memory length | 0 | $N - 1$ | N |
| Bus type | Parallel | Serial | Serial |
| throughput | N points per cycle | 1 point per cycle | 1 per $\log_2(N)$ cycles |
| pipeline | Yes | Yes | No |

In order to ensure the low space and low resource requirement, iterative implementation is chosen.

C. Twiddle factors multiplication

Radix algorithms require the multiplication by twiddle factors. It is well known that multiplications in digital implementation are expensive in terms of space and time. Three methods were analyzed:

- Cordic Algorithm
- BKM Algorithm
- Efficient complex multiplication

Twiddle factors have the form $W_N^{kn} = e^{-j \frac{2\pi kn}{N}}$. They represent a rotation in the complex axis. A well known and well proved algorithm for rotations is the cordic algorithm [5].

It is based on successive approximations by micro-rotations until the desired angle is reached. The main advantage of this algorithm is that it only uses additions (and subtractions) and shifts, both of them very cheap in terms of resources. Also it can be pipelined, improving the speed of processing.

BKM algorithm resolves elemental equations using only additions and shifts [6]. In comparison with Cordic Algorithm, BKM requires more storage and is more complex. In addition, its greater efficiency is obtained using redundant numeric system, which is not the case of the present work. Because of this reasons, BKM is discarded for this project.

In an iterative implementation, where only one multiplier is required, the difference between the cordic core and a complex multiplier is negligible.

For twiddle factors, the multiplication required is:

$$R + jI = (A + jB)(C + jD) = (AC - BD) + j(AD + BC) \quad (8)$$

where $(C + jD)$ is the twiddle factor. A straight implementation would need four multipliers, but pre-calculating some of the factors and storing them in memory can reduce the implementation to three multiplications. Pre-calculated factors are C , $(C + D)$ and $C - D$. Then, pre-calculated values are used to obtain $Z = C(A - B)$ and then:

$$R = (C - D)B + Z \quad (9)$$

$$I = (C + D)A - Z \quad (10)$$

Taking into account that several FPGAs have DSP integrated modules, the implementation of multipliers could be very efficient.

Cordic and efficient complex multiplying are implemented as options because of the optimal resource utilization they features.

D. Summary of the proposed implementation

As it has been exposed in this section, the following architectures are implemented:

- Radix-2 iterative architecture.
- Radix-4 iterative architecture.
- Cordic algorithm for twiddle factors multiplications, for radix-2 and radix-4.
- Efficient complex multiplier for twiddle factors multiplications, for radix-2 and radix-4, as an alternative to cordic algorithm.

III. RADIX-2

In Fig. 1 are shown the different stages of radix-2 FFT implementation. On each clock cycle, one of two possible operations can be performed:

- A point is stored in memory while another point is sent from memory to twiddle factor multiplier or to the core output.
- A butterfly operation between a core-input point or last-stage point and a memory-stored point. Two

points results from the butterfly operation: one is stored in memory while the other is sent to the twiddle factor multiplier or to the output.

The main components are an N-length memory, a butterfly, a complex multiplier and the control unit.

A. Memory

As it is needed to load a data and storage a data in every clock, then the memory is implemented as a dual-port RAM.

B. Butterfly

In the butterfly the following operations are performed:

$$\begin{aligned} c &= a + b \\ d &= a - b \end{aligned} \quad (11)$$

where a and b are complex inputs and c and d are complex outputs.

C. Control Unit

The control unit has to set the multiplexers according to the operation that is performed in that clock cycle, address the memory to the position where the actual operand is read or stored, and generate the twiddle factors for the multiplier.

Given that the core has $\log_2(N)$ stages, the control unit has a stage-counter with length $\log_2(\log_2(N))$. Another counter, with a length of $\log_2(N)$ counts the number of points that have entered into the core by that moment. The control unit controls the whole core operation based on the stage and point number which are indicated by these counters.

D. Integration

Fig. 3 presents the integrated core. The control unit signals are showed as arrows to keep the graphic clear. An additional register is placed before the multiplier because one result of a given stage is used in the following stage, so it must be kept for one clock cycle. Another register is placed in the output in order to bring sequential synchronization with the circuit connected to the core.

An optional rounding/clipping unit is provided after the butterfly to give a method to deal with overflow. This can be turned on selectively for each stage in real time.

IV. RADIX-4

The radix-4 algorithm divides a N-point DFT in ν 4-point DFT, so that $N = 4^\nu$. The following expressions resumes the operations that the radix-4 has to process [3]:

$$y_n = (x_n + x_{n+\frac{l}{4}} + x_{n+\frac{l}{2}} + x_{n+\frac{3l}{4}}) \quad (12)$$

$$z_n = ((x_n - x_{n+\frac{l}{2}}) - j(x_{n+\frac{l}{4}} - x_{n+\frac{3l}{4}}))W_N^k \quad (13)$$

$$g_n = ((x_n + x_{n+\frac{l}{2}}) - (x_{n+\frac{l}{4}} + x_{n+\frac{3l}{4}}))W_N^{2k} \quad (14)$$




Fig. 3. Iterative Radix-2 implementation diagram

$$h_n = ((x_n - x_{n+\frac{l}{2}}) + j(x_{n+\frac{l}{4}} - x_{n+\frac{3l}{4}}))W_N^{3k} \quad (15)$$

for $k = 0, 1, \dots, \frac{N}{4} - 1$, where l depends on the current processing stage. Fig. 4 shows the operational scheme of a 16-points radix-4 algorithm.




Fig. 4. 16 points Radix-4 FFT algorithm representation

On each clock cycle, one out of four possible operations is performed:

- A point is stored in a memory sub-block from the core input or the twiddle factor multiplier, while another point is sent from the same memory sub-block to the multiplier or the output. For every sub-block, a different operation is considered.
- An arithmetic operation is performed with a point from the core input or the previous stage and 3 points from memory, each from a different memory sub-block.

The main components are the memory, the arithmetic unit (called dragonfly), multiplier and the control unit, specially designed for radix-4.

A. Memory

Each arithmetic operation needs four operands, one coming from the core input or the previous stage and another three coming from the storage, so a 3-way in/3-way out memory is needed. In order to take advantage of memory blocks present in most FPGAs, a special memory is designed for this core. It is formed by three dual-port RAMs similar to the radix-2 memories, so in each arithmetic operation, an operand of each memory sub-block can be read and stored simultaneously. As the directions may not be successive, because in each clock cycle a different stage operation is performed, each sub block is divided in ν regions. The length of successive memory sub-blocks decreases as in the form $N/4, \log_4(N/4), \log_4(\log_4(N/4)) \dots 1$.

B. Dragonfly

The arithmetic unit calculates (12) to (15). In each stage two different types of operations can be performed: a four point arithmetic calculation or a memory data transfer. In the last case, a point from a memory sub-block is transferred to the multiplier, while a point is stored in the next stage memory sub-block region. The dragonfly unit includes an inner datapath which guides the data according to the operation in progress.

C. Control unit

As well as in radix-2, the control unit configures the datapath and generate the memory addresses and the twiddle factors for the multiplier. As in radix-2, two counters are used: a $\log_2(N)$ length points counter and a $\log_2(\log_4(N))$ length stage counter. In order to determine which operation must be perform, two bits of the point counter are evaluated. These bits are selected using the stage counter value. Memory addressing is done by mapping directly the point counter to the memory address. The sub-block region is selected with the stage counter because each sub-block is subdivided in regions for each stage. The read and write control signals are controlled according to the type of operation: in memory transfer operations only one sub-block is enabled while in arithmetical operations all three sub-blocks are enabled to be read and written.

D. Integration

Fig. 5 presents the iterative radix-4 core. As in radix-2 core, extra registers are added after the arithmetic unit and in the output. Also the rounding/clipping unit is added to the dragonfly to prevent overflow.

V. ARCHITECTURE CHARACTERIZATION

Beside of the individual tests for every composing unit, a set of tests is performed over the entire architectures in order to verify and validate the design. For a complete description of tests and results, refer to [9].

A. Standard signals

First, a set of basic tests are ran in the cores, and the results are compared to the expected results. The cores are configured in IFFT mode. The input and output signals:




Fig. 5. Datapath with control signals

| Input | output |
|------------------------|------------------------|
| $\delta(0)$ | Constant signal |
| $\delta(6)$ | $\sin(\frac{2\pi}{6})$ |
| $\sin(\frac{2\pi}{6})$ | $\delta(6)$ |

All the tests were passed correctly.

B. Error measurement

In order to measure the architecture error, the 64 bits floating point Matlab FFT is taken as a benchmark.

Two metrics are used for error measuring, E_∞ and E_2 :

$$E_\infty = \max \left(\frac{X_o[n] - X_{dut}[n]}{X_o[n]} \right) \quad (16)$$

$$E_2 = \left\| \frac{X_o[n] - X_{dut}[n]}{X_o[n]} \right\|_2 \quad (17)$$

where $X_o[n]$ is the Matlab FFT output and $X_{dut}[n]$ is the design under test output.

It is important to note that due to the quantization of the signals the architectures are non linear, so in order to obtain accurate error measurements, every test consists of 1024 simulations with random vector inputs. In each simulation, the result of the core computation is compared with Matlab results to obtain the error. After the 1024 simulations, error values are averaged to obtain the final error values. This is done for 12 and 16 bit implementations of radix-2 and radix-4 cores. This is because 12 and 16 bits are very commonly used word lengths in signal processing and OFDM communication systems. Also cordic and complex multiplier versions are tested, in order to compare their performance. It is also measured the performance of a 16 bit integer C++ FFT, known as *Kiss FFT* [7]. Test results are shown in table III and table IV.

From tables III and IV it is clear that the performance of the cores is perfectly suitable for OFDM systems. Moreover, the cores meet the requirements to be used in signal processing as the error is under 1%. For complex multiplier the error can

TABLE III. E_∞ FOR 1024 SIMULATIONS WITH RANDOM INPUTS

| | 1024, 12 bits | 1024, 16 bits | 4096, 12 bits | 4096, 16 bits |
|-----------------|---------------|---------------|---------------|---------------|
| Radix-2, Cordic | 0.092 | 0.006 | 0.099 | 0.008 |
| Radix-2, Mult. | 0.232 | 0.003 | 0.340 | 0.108 |
| Radix-4, Cordic | 0.077 | 0.003 | 0.074 | 0.007 |
| Radix-4, Mult. | 0.224 | 0.002 | 0.334 | 0.105 |
| Kiss FFT | | 0.017 | | 0.035 |

TABLE IV. E_2 FOR 1024 SIMULATIONS WITH RANDOM INPUTS

| | 1024, 12 bits | 1024, 16 bits | 4096, 12 bits | 4096, 16 bits |
|-----------------|---------------|---------------|---------------|---------------|
| Radix-2, Cordic | 0.095 | 0.007 | 0.116 | 0.053 |
| Radix-2, Mult. | 0.257 | 0.004 | 0.356 | 0.131 |
| Radix-4, Cordic | 0.084 | 0.002 | 0.094 | 0.027 |
| Radix-4, Mult. | 0.258 | 0.003 | 0.358 | 0.126 |
| Kiss FFT | | 0.017 | | 0.035 |

be cutted down by increasing the word length of the factors stored in memory. For Cordic rotator, the error can be cutted down by adding rotation steps.

C. Total Harmonic Distortion

In order to measure the THD of the architectures, sixteen test are performed. One for each architecture, radix-2 or radix-4, for all options described before: 12 or 16 bits, 1024 or 4096 points and cordic or complex multiplier for twiddle factors. Additionally, THD test is made over Kiss FFT to get a testbench [7].

Each test runs consecutive simulations that use as input a tone in every input point each time. That way, a graphic can be made with the harmonic response to every frequency tone. Fig. 6 and Fig. 7 shows some of the results.




Fig. 6. THD [dB] vs input tone frequency k for radix-2, Cordic, 12 bits.




Fig. 7. THD [dB] vs input tone frequency k for radix-4, Cordic, 16 bits.

D. Test on Hardware

For hardware validation, a Xilinx XC5XVL110 Virtex-5 FPGA is used. 1024 points, 12 bits iterative radix-2 and radix-4 are synthesized with Xilinx ISE v13.4 and routed into the FPGA along with a testbench circuit which provides PC connection via a UART port.

Standard signal and error tests, described above, are repeated on the hardware implementation obtaining same results as simulation tests, providing the successful on-hardware validation of the cores.

E. Resource occupation

The main requirement for the design is the low space/resource occupation. In order to validate this requirement accomplishment, 1024 and 4096, 16 bits, iterative radix-2 and radix-4 architectures are synthesized. To have a comparative reference, a 16 bits radix-2 sdf is implemented for 1024 and 4096 points. Also, as a reference testbench, Xilinx's LogiCORE FFT v7.1 [8] is synthesized.

Fig. 8 and Fig. 9 clearly shows that the designed cores are really small compared with another implementations, including a proprietary, device-optimized one like the LogiCORE FFT. Another important fact is that radix-4 and radix-2 needs approximately the same resource quantity, but radix-4 has double the throughput than radix-2.




Fig. 8. Size/resource comparison for 1024 points FFT




Fig. 9. Size/resource comparison for 4096 points FFT

VI. CONCLUSION

This paper presented two iterative radix-r FFT computing cores, designed for OFDM communication systems. Their

main advantage is the extremely low space/resource consumption, which made them suitable for integration in large systems without impacting in the resource distribution, in case of FPGA implementation, or space in case of ASIC implementation. A complete description of the design and the verification and validation process has been presented.

The architectures were implemented in Verilog HDL code. Also there were developed several testing tools comprising Matlab, C++ programs and Verilog testbenches.

For future work, it can be considered to add a dithering system, in order to reduce the noise generated by the architectures, and to implement a pipelined cordic without modifying the global architecture timing, in order to improve the throughput.

REFERENCES

- [1] Prasad, R. (2004), Orthogonal Frequency-Division Multiplexing. In *OFDM for Wireless Communications Systems* (p.p. 11-15), UK: Artech House.
- [2] Oppenheim, A., Shafer, R. (1999). The Discrete Fourier Transform. In *Discrete-Time Signal Processing*, USA: Prentice Hall.
- [3] Meyer-Baese, U. (2007). Fourier Transform. En *Digital Signal Processing with Field Programmable Gate Arrays* (p.p. 363-373), Berlin: Springer-Verlag.
- [4] Shousheng H., Torkelson M. (1996). A New Approach to Pipeline FFT Processor. *International Parallel Processing Symposium*
- [5] Volder, J. (1959). The Cordic computer technique. *IRE. Trans. Elect. Comput.*
- [6] Bajard, J.C., Kla, S., Muller, J.C. (1994, Agosto). BKM: A New Hardware Algorithm for Complex Elementary Functions. *IEEE Transaction on Computers* 43(8)
- [7] <https://sourceforge.net/projects/kissFFT/?source=navbar> Kiss FFT is a very small, reasonably efficient, mixed radix FFT library that can use either fixed or floating point data types.
- [8] LogiCORE IP Fast Fourier Transform v7.1. (2011) Xilinx
- [9] Cassagnes, A., Lutenberg, A., Giordano Zacchigna, F. (2016) "Implementacion y analisis de algoritmos de calculo de Transformada Rapida de Fourier para su aplicacion en sistemas OFDM" <http://laboratorios.fi.uba.ar/lse/tesis/LSE-FIUBA-Tesis-Grado-Andres-Cassagnes-2016.pdf>