

# Low Power Audio CODEC

#### **FEATURES**

#### System

- High performance and low power multibit delta-sigma audio ADC and DAC
- I<sup>2</sup>S/PCM master or slave serial data port
- Two pairs of analog input with differential input option
- 256/384Fs and USB 12/24 MHz system clocks
- Sophisticated analog input and output routing, mixing and gain
- I<sup>2</sup>C interface

#### ADC

- 24-bit, 8 to 96 kHz sampling frequency
- 92 dB signal to noise ratio, -85 dB THD+N
- Low noise pre-amplifier
- Auto level control (ALC) and noise gate
- Mic bias
- Support digital mic

#### DAC

- 24-bit, 8 to 96 kHz sampling frequency
- 93 dB signal to noise ratio, -85 dB THD+N
- · Ground centered headphone driver
- 3-band PEQ
- Stereo enhancement
- Headphone and external mic detection
- Pop and click noise suppression

#### **Low Power**

- 1.8V to 3.3V operation
- 7 mW playback; 16 mW playback and record

#### **APPLICATIONS**

- MID/Tablet
- Wireless audio
- Portable audio

#### ORDERING INFORMATION


ES8316 -40°C ~ +85°C QFN-32

1. 2. 3. 4. 5. 6. 7.	PIN OUT AND DESCRIPTION  TYPICAL APPLICATION CIRCUIT  CLOCK MODES AND SAMPLING FREQUENCIES  MICRO-CONTROLLER CONFIGURATION INTERFACE  DIGITAL AUDIO INTERFACE	6 7 8 9 10 12	
	RECOMMENDED OPERATING CONDITIONS		
	ADC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS	12	
	DAC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS	13	
	POWER CONSUMPTION CHARACTERISTICS	13	
	SERIAL AUDIO PORT SWITCHING SPECIFICATIONS	13	
	I <sup>2</sup> C SWITCHING SPECIFICATIONS	14	
8.	CONFIGURATION REGISTER DEFINITIONREGISTER 0X00 – RESET, DEFAULT 0X03		
	REGISTER 0X01 – CLOCK MANAGER, DEFAULT X03	18	
	REGISTER 0X02 – CLOCK MANAGER, DEFAULT 0X00	18	
	REGISTER 0X03 – CLOCK MANAGER, DEFAULT 0X20	19	
	REGISTER 0X04 – CLOCK MANAGER, DEFAULT 0X11	19	
	REGISTER 0X05 – CLOCK MANAGER, DEFAULT 0X00	19	
	REGISTER 0X06 – CLOCK MANAGER, DEFAULT 0X11	19	
	REGISTER 0X07 – CLOCK MANAGER, DEFAULT 0X00	19	
	REGISTER 0X08 – CLOCK MANAGER, DEFAULT 0X00	19	
	REGISTER 0X09 – SERIAL DATA PORT, DEFAULT 0X01	19	
	REGISTER 0X0A – SERIAL DATA PORT, DEFAULT 0X00	20	
	REGISTER 0X0B – SERIAL DATA PORT, DEFAULT 0X00	20	
	REGISTER 0X0C – SYSTEM, DEFAULT 0XF8	21	
	REGISTER 0X0D – SYSTEM, DEFAULT 0X3F	21	
	REGISTER 0X0E – SYSTEM, DEFAULT 0X00	21	
	REGISTER 0X0F – SYSTEM, DEFAULT 0X00	22	
	REGISTER 0X10 – SYSTEM, DEFAULT 0X01	22	
	REGISTER 0X11 – SYSTEM, DEFAULT 0XFC	22	
	REGISTER 0X12 – SYSTEM, DEFAULT 0X28	22	


REGISTER 0X13 – HEADPHONE MIXER, DEFAULT 0X00	22
REGISTER 0X14 – HEADPHONE MIXER, DEFAULT 0X00	23
REGISTER 0X15 – HEADPHONE MIXER, DEFAULT 0X33	23
REGISTER 0X16 – HEADPHONE MIXER, DEFAULT 0X00	23
REGISTER 0X17 – HEADPHONE, DEFAULT 0X00	23
REGISTER 0X18 – HEADPHON , DEFAULT 0X88	24
REGISTER 0X19 – HEADPHONE, DEFAULT 0X06	24
REGISTER 0X1A – HEADPHONE, DEFAULT 0X22	24
REGISTER 0X1B – HEADPHONE, DEFAULT 0X03	24
REGISTER 0X1C – CALIBRATION, DEFAULT 0X0F	25
REGISTER 0X1D – CALIBRATION, DEFAULT 0X00	25
REGISTER 0X1E – CALIBRATION, DEFAULT 0X80	25
REGISTER 0X1F – CALIBRATION, DEFAULT 0X80	26
REGISTER 0X20 – CALIBRATION, DEFAULT 0X00	26
REGISTER 0X21 – CALIBRATION, DEFAULT 0X00	26
REGISTER 0X22 – ADC, DEFAULT 0XC0	26
REGISTER 0X23 – ADC, DEFAULT 0X00	26
REGISTER 0X24 – ADC, DEFAULT 0X01	26
REGISTER 0X25 – ADC, DEFAULT 0X08	26
REGISTER 0X26 – ADC, DEFAULT 0X10	27
REGISTER 0X27 – ADC, DEFAULT 0XC0	27
REGISTER 0X29 – ADC, DEFAULT 0X1C	27
REGISTER 0X2A – ADC, DEFAULT 0X00	28
REGISTER 0X2B – ADC, DEFAULT 0XB0	28
REGISTER 0X2C – ADC, DEFAULT 0X32	29
REGISTER 0X2D – ADC, DEFAULT 0X03	29
REGISTER 0X2E – ADC, DEFAULT 0X00	29
REGISTER 0X2F – DAC, DEFAULT 0X11	30
REGISTER 0X30 – DAC, DEFAULT 0X10	30
REGISTER 0X31 – DAC, DEFAULT 0X00	30
REGISTER 0X32- DAC, DEFAULT 0X00	31
REGISTER 0X33 – DAC DEFAULT 0XC0	31

	REGISTER 0X34 – DAC, DEFAULT 0XC0	. 31
	REGISTER 0X35 – DAC, DEFAULT 0X1F	. 31
	REGISTER 0X36 – DAC, DEFAULT 0XF7	. 31
	REGISTER 0X37 – DAC, DEFAULT 0XFD	. 32
	REGISTER 0X38 – DAC, DEFAULT 0XFF	. 32
	REGISTER 0X39 – DAC, DEFAULT 0X1F	. 32
	REGISTER 0X3A – DAC, DEFAULT 0XF7	. 32
	REGISTER 0X3B – DAC, DEFAULT 0XFD	. 32
	REGISTER 0X3C – DAC, DEFAULT 0XFF	. 32
	REGISTER 0X3D – DAC, DEFAULT 0X1F	. 32
	REGISTER 0X3E – DAC, DEFAULT 0XF7	. 32
	REGISTER 0X3F – DAC, DEFAULT 0XFD	. 32
	REGISTER 0X40 – DAC, DEFAULT 0XFF	. 32
	REGISTER 0X41 – DAC, DEFAULT 0X1F	. 33
	REGISTER 0X42 – DAC, DEFAULT 0XF7	. 33
	REGISTER 0X43 – DAC, DEFAULT 0XFD	. 33
	REGISTER 0X44 – DAC, DEFAULT 0XFF	. 33
	REGISTER 0X45 – DAC, DEFAULT 0X1F	. 33
	REGISTER 0X46 – DAC, DEFAULT 0XF7	. 33
	REGISTER 0X47 – DAC, DEFAULT 0XFD	. 33
	REGISTER 0X48 – DAC, DEFAULT 0XFF	. 33
	REGISTER 0X49 – DAC, DEFAULT 0X1F	. 33
	REGISTER 0X4A – DAC, DEFAULT 0XF7	. 34
	REGISTER 0X4B – DAC, DEFAULT 0XFD	. 34
	REGISTER 0X4C – DAC, DEFAULT 0XFF	. 34
	REGISTER 0X4D – GPIO, DEFAULT 0X00	. 34
	REGISTER 0X4E – GPIO, DEFAULT 0X00	. 34
	REGISTER 0X4F – FLAG, DEFAULT 0X00	. 34
9.		. 36
10	D. CORPORATE INFORMATION	. 37

## 1. BLOCK DIAGRAM




## 2. PIN OUT AND DESCRIPTION



PIN	NAME	1/0	DESCRIPTION	
1	CCLK	1	I <sup>2</sup> C clock input	
2	MCLK	1	Master clock	
3	DVDD	Supply	Digital core supply	
4	PVDD	Supply	Digital IO supply	
5	DGND	Supply	Digital ground	
6	SCLK	1/0	Audio data bit clock	
7	DSDIN	l	DAC audio data	
8	DLRCK	1/0	DAC audio data left and right clock	
9	ASDOUT	0	ADC audio data	
10	GPIO1	1/0	General purpose IO	
11	GPIO2	1/0	General purpose IO	
12	GPIO3	1/0	General purpose IO	
13	CPVSSP		Charge pump filtering	
14	CPVDD		Charge pump power supply	
15	СРТОР		Charge pump capacitor top	
16	CPBOT		Charge pump capacitor bottom	
17	CPGND		Charge pump ground	
18	CPGNDREF		Charge pump filtering	
19	ROUT	0	Right analog output	
20	LOUT	0	Left analog output	
21	DACVREF	0	Decoupling capacitor	
22	AVDD	Supply	Analog supply	
23	AGND	Supply	Analog ground	
24	ADCVREF	0	Decoupling capacitor	
25	VMID	0	Decoupling capacitor	
26	MICBIAS	0	Mic bias	
27	RIN2	I	Right analog input	
28	LIN2	I	Left analog input	
29	RIN1	I	Right analog input	
30	LIN1	I	Left analog input	
31	CE	I	I <sup>2</sup> C device address selection	
32	CDATA	1/0	I <sup>2</sup> C data input or output	

## 3. TYPICAL APPLICATION CIRCUIT



Revision 2.0 7 August 2014

## 4. CLOCK MODES AND SAMPLING FREQUENCIES

The device supports two types of clocking: standard audio clocks (256Fs, 384Fs, 512Fs, etc), and USB clocks (12/24 MHz).

According to the serial audio data sampling frequency (Fs), the device can work in two speed modes: single speed mode or double speed mode. In single speed mode, Fs normally ranges from 8 kHz to 48 kHz, and in double speed mode, Fs normally range from 64 kHz to 96 kHz.

The device can work either in master clock mode or slave clock mode. In slave mode, LRCK and SCLK are supplied externally. LRCK and SCLK must be synchronously derived from the system clock with specific rates. The device can auto detect MCLK/LRCK ratio according to Table 1. The device supports the MCLK/LRCK ratios listed in Table 1. The LRCK/SCLK ratio is normally 64.

Table 1 Slave Mode Sampling Frequencies and MCLK/LRCK Ratio

Speed Mode	Sampling Frequency	MCLK/LRCK Ratio		
Single Speed	8kHz – 50kHz	256, 384, 512, 768, 1024		
Double Speed	50kHz – 100kHz	128, 192, 256, 384, 512		

In master mode, LRCK and SCLK are derived internally from MCLK. The available MCLK/LRCK ratios and SCLK/LRCK ratios are listed in Table 2.

Table 2 Master Mode Sampling Frequencies and MCLK/LRCK Ratio

MCLK	MCLK	ADC Sample Rate	ADCFsRatio	DAC Sample Rate	DACFsRatio	SCLK
· · · · · · · · · · · · · · · · · · ·		(ALRCK)	[4:0]	(DLRCK)	[4:0]	Ratio
Normal Mode						
12.288 MHz	24.576MHz	8 kHz (MCLK/1536)	01010	8 kHz (MCLK/1536)	01010	MCLK/6
		8 kHz (MCLK/1536)	01010	48 kHz (MCLK/256)	00010	MCLK/4
		12 kHz (MCLK/1024)	00111	12 kHz (MCLK/1024)	00111	MCLK/4
		16 kHz (MCLK/768)	00110	16 kHz (MCLK/768)	00110	MCLK/6
		24 kHz (MCLK/512)	00100	24 kHz (MCLK/512)	00100	MCLK/4
		32 kHz (MCLK/384)	00011	32 kHz (MCLK/384)	00011	MCLK/6
		48 kHz (MCLK/256)	00010	8 kHz (MCLK/1536)	01010	MCLK/4
		48 kHz (MCLK/256)	00010	48 kHz (MCLK/256)	00010	MCLK/4
		96 kHz (MCLK/128)	00000	96 kHz (MCLK/128)	00000	MCLK/2
11.2896 MHz	22.5792MHz	8.0182 kHz (MCLK/1408)	01001	8.0182 kHz (MCLK/1408)	01001	MCLK/4
		8.0182 kHz (MCLK/1408)	01001	44.1 kHz (MCLK/256)	00010	MCLK/4
		11.025 kHz (MCLK/1024)	00111	11.025 kHz (MCLK/1024)	00111	MCLK/4
		22.05 kHz (MCLK/512)	00100	22.05 kHz (MCLK/512)	00100	MCLK/4
		44.1 kHz (MCLK/256)	00010	8.0182 kHz (MCLK/1408)	01001	MCLK/4
		44.1 kHz (MCLK/256)	00010	44.1 kHz (MCLK/256)	00010	MCLK/4
		88.2 kHz (MCLK/128)	00000	88.2 kHz (MCLK/128)	00000	MCLK/2
18.432 MHz	36.864MHz	8 kHz (MCLK/2304)	01100	8 kHz (MCLK/2304)	01100	MCLK/6
		8 kHz (MCLK/2304)	01100	48 kHz (MCLK/384)	00011	MCLK/6
		12 kHz (MCLK/1536)	01010	12 kHz (MCLK/1536)	01010	MCLK/6
		16 kHz (MCLK/1152)	01000	16 kHz (MCLK/1152)	01000	MCLK/6

Revision 2.0 8 August 2014

		24 kHz (MCLK/768)	00110	24 kHz (MCLK/768)	00110	MCLK/6
		32 kHz (MCLK/576)	00101	32 kHz (MCLK/576)	00101	MCLK/6
		48 kHz (MCLK/384)	00011	8 kHz (MCLK/2304)	01100	MCLK/6
		48 kHz (MCLK/384)	00011	48 kHz (MCLK/384)	00011	MCLK/6
		96 kHz (MCLK/192)	00001	96 kHz (MCLK/192)	00001	MCLK/3
16.9344 MHz	33.8688MHz	8.0182 kHz (MCLK/2112)	01011	8.0182 kHz (MCLK/2112)	01011	MCLK/6
		8.0182 kHz (MCLK/2112)	01011	44.1 kHz (MCLK/384)	00011	MCLK/6
		11.025 kHz (MCLK/1536)	01010	11.025 kHz (MCLK/1536)	01010	MCLK/6
		22.05 kHz (MCLK/768)	00110	22.05 kHz (MCLK/768)	00110	MCLK/6
		44.1 kHz (MCLK/384)	00011	8.0182 kHz (MCLK/2112)	01011	MCLK/6
		44.1 kHz (MCLK/384)	00011	44.1 kHz (MCLK/384)	00011	MCLK/6
		88.2 kHz (MCLK/192)	00001	88.2 kHz (MCLK/192)	00001	MCLK/3
USB Mode						
12 MHz	24MHz	8 kHz (MCLK/1500)	11011	8 kHz (MCLK/1500)	11011	MCLK
		8 kHz (MCLK/1500)	11011	48 kHz (MCLK/250)	10010	MCLK
		8.0214 kHz (MCLK/1496)	11010	8.0214 kHz (MCLK/1496)	11010	MCLK
		8.0214 kHz (MCLK/1496)	11010	44.118 kHz (MCLK/272)	10011	MCLK
		11.0259 kHz (MCLK/1088)	11001	11.0259 kHz (MCLK/1088)	11001	MCLK
		12 kHz (MCLK/1000)	11000	12 kHz (MCLK/1000)	11000	MCLK
		16 kHz (MCLK/750)	10111	16 kHz (MCLK/750)	10111	MCLK
		22.0588 kHz (MCLK/544)	10110	22.0588 kHz (MCLK/544)	10110	MCLK
		24 kHz (MCLK/500)	10101	24 kHz (MCLK/500)	10101	MCLK
		32 kHz (MCLK/375)	10100*	32 kHz (MCLK/375)	10100*	MCLK
		44.118 kHz (MCLK/272)	10011	8.0214 kHz (MCLK/1496)	11010	MCLK
		44.118 kHz (MCLK/272)	10011	44.118 kHz (MCLK/272)	10011	MCLK
		48 kHz (MCLK/250)	10010	8 kHz (MCLK/1500)	11011	MCLK
		48 kHz (MCLK/250)	10010	48 kHz (MCLK/250)	10010	MCLK
		88.235 kHz (MCLK/136)	10001	88.235 kHz (MCLK/136)	10001	MCLK
		96 kHz (MCLK/125)	10000	96 kHz (MCLK/125)	10000	MCLK

#### 5. MICRO-CONTROLLER CONFIGURATION INTERFACE

The device supports standard I<sup>2</sup>C micro-controller configuration interface. External micro-controller can completely configure the device through writing to internal configuration registers.

I<sup>2</sup>C interface is a bi-directional serial bus that uses a serial data line (SDA) and a serial clock line (SCL) for data transfer. The timing diagram for data transfer of this interface is given in Figure 1. Data are transmitted synchronously to SCL clock on the SDA line on a byte-by-byte basis. Each bit in a byte is sampled during SCL high with MSB bit being transmitted firstly. Each transferred byte is followed by an acknowledge bit from receiver to pull the SDA low. The transfer rate of this interface can be up to 100 kbps.

Revision 2.0 9 August 2014




Figure 1 Data Transfer for I<sup>2</sup>C Interface

A master controller initiates the transmission by sending a "start" signal, which is defined as a high-to-low transition at SDA while SCL is high. The first byte transferred is the slave address. It is a seven-bit chip address followed by a RW bit. The chip address must be 001000x, where x equals ADO. The RW bit indicates the slave data transfer direction. Once an acknowledge bit is received, the data transfer starts to proceed on a byte-by-byte basis in the direction specified by the RW bit. The master can terminate the communication by generating a "stop" signal, which is defined as a low-to-high transition at SDA while SCL is high.

In  $I^2C$  interface mode, the registers can be written and read. The formats of "write" and "read" instructions are shown in Table 3 and Table 4. Please note that, to read data from a register, you must set R/W bit to 0 to access the register address and then set R/W to 1 to read data from the register. There are no acknowledge bit after data to be written or read, this is the only difference from the  $I^2C$  protocol.

Table 3 Write Data to Register in I<sup>2</sup>C Interface Mode

Chip Address		R/W		Register Address		Data to be written
001000	AD0	0	ACK	RAM	ACK	DATA

Table 4 Read Data from Register in I<sup>2</sup>C Interface Mode

Chip Address		R/W		Register Address
001000 AD0		0	ACK RAM	
Chip Address		R/W		Data to be read
001000 AD0		1	ACK	Data

#### 6. DIGITAL AUDIO INTERFACE

The device provides many formats of serial audio data interface to the input of the DAC or output from the ADC through LRCK, BCLK (SCLK) and DACDAT/ADCDAT pins. These formats are I<sup>2</sup>S, left justified, DSP/PCM and TDM mode. DAC input DACDAT is sampled by the device on the rising edge of SCLK. ADC data is out at ADCDAT on the falling edge of SCLK. The relationship of

SDATA (DACDAT/ADCDAT), SCLK and LRCK with these formats are shown through Figure 2 to Figure 6.




Figure 2 I<sup>2</sup>S Serial Audio Data Format Up To 24-bit




Figure 3 Left Justified Serial Audio Data Format Up To 24-bit




Figure 5 DSP/PCM Mode A




Figure 6 DSP/PCM Mode B

#### 7. ELECTRICAL CHARACTERISTICS

#### **ABSOLUTE MAXIMUM RATINGS**

Continuous operation at or beyond these conditions may permanently damage the device.

PARAMETER	MIN	MAX
Analog Supply Voltage Level	-0.3V	+5.0V
Digital Supply Voltage Level	-0.3V	+5.0V
Input Voltage Range	DGND-0.3V	DVDD+0.3V
Operating Temperature Range	-40°C	+85°C
Storage Temperature	-65°C	+150°C

#### **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MIN	TYP	MAX	UNIT
Analog Supply Voltage Level	2.0	3.3	3.6	V
Digital Supply Voltage Level	1.6	1.8	3.6	V

#### ADC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS

Test conditions are as the following unless otherwise specify: AVDD=3.3V, DCVDD=1.8V, AGND=0V, DGND=0V, Ambient temperature=25°C, Fs=48 KHz, 96 KHz or 192 KHz, MCLK/LRCK=256.

PARAMETER	MIN	TYP	MAX	UNIT			
ADC Performance							
Signal to Noise ratio (A-weigh)	85	92	95	dB			
THD+N	-88	-85	-75	dB			
Channel Separation (1KHz)	80	85	90	dB			
Interchannel Gain Mismatch		0.1		dB			
Gain Error			±5	%			
Filter Frequency Response – Single Spee	d						
Passband	0		0.4535	Fs			
Stopband	0.5465			Fs			
Passband Ripple			±0.05	dB			
Stopband Attenuation	50			dB			
Filter Frequency Response – Double Spe	ed						
Passband	0		0.4167	Fs			
Stopband	0.5833			Fs			
Passband Ripple			±0.005	dB			
Stopband Attenuation	50			dB			
Analog Input	Analog Input						
Full Scale Input Level		AVDD/3.3		Vrms			
Input Impedance		20		ΚΩ			

Revision 2.0 12 August 2014

#### DAC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS

Test conditions are as the following unless otherwise specify: AVDD=3.3V, DCVDD=1.8V, AGND=0V, DGND=0V, Ambient temperature=25°C, Fs=48 KHz, 96 KHz or 192 KHz, MCLK/LRCK=256.

PARAMETER	MIN	TYP	MAX	UNIT
DAC Performance	•	1	· ·	
Signal to Noise ratio (A-weigh)	83	93	95	dB
THD+N	-85	-83	-75	dB
Channel Separation (1KHz)	80	85	90	dB
Interchannel Gain Mismatch		0.05		dB
Filter Frequency Response – Single Spee	d			
Passband	0		0.4535	Fs
Stopband	0.5465			Fs
Passband Ripple			±0.05	dB
Stopband Attenuation	40			dB
Filter Frequency Response – Double Spe	ed			
Passband	0		0.4167	Fs
Stopband	0.5833			Fs
Passband Ripple			±0.005	dB
Stopband Attenuation	40			dB
De-emphasis Error at 1 KHz (Single Speed	d Mode Only)			
Fs = 32KHz			0.002	dB
Fs = 44.1KHz			0.013	
Fs = 48KHz			0.0009	
Analog Output				
Full Scale Output Level		AVDD/3.3		Vrms

#### **POWER CONSUMPTION CHARACTERISTICS**

PARAMETER	MIN	TYP	MAX	UNIT
Normal Operation Mode	·			
DVDD=1.8V, AVDD=1.8V:				mW
Play back		7		
Play back and record		16		
DVDD=3.3V, AVDD=3.3V:				
Play back		31		
Play back and record		59		
Power Down Mode				
DVDD=1.8V, AVDD=1.8V		TBD		mW
DVDD=3.3V, AVDD=3.3V		TBD		

#### SERIAL AUDIO PORT SWITCHING SPECIFICATIONS

PARAMETER	Symbol	MIN	MAX	UNIT
MCLK frequency			51.2	MHz
MCLK duty cycle		40	60	%
LRCK frequency			200	KHz

LRCK duty cycle		40	60	%
SCLK frequency			26	MHz
SCLK pulse width low	TSCLKL	15		ns
SCLK Pulse width high	TSCLKH	15		ns
SCLK falling to LRCK edge	TSLR	-10	10	ns
SCLK falling to SDOUT valid	TSDO	0		ns
SDIN valid to SCLK rising setup time	TSDIS	10		ns
SCLK rising to SDIN hold time	TSDIH	10		ns





Figure 8 Serial Audio Port Timing

## I<sup>2</sup>C SWITCHING SPECIFICATIONS

PARAMETER	Symbol	MIN	MAX	UNIT
SCL Clock Frequency	FSCL		100	KHz
Bus Free Time Between Transmissions	TTWID	4.7		us
Start Condition Hold Time	TTWSTH	4.0		us
Clock Low time	TTWCL	4.0		us
Clock High Time	TTWCH	4.0		us
Setup Time for Repeated Start Condition	TTWSTS	4.7		us
SDA Hold Time from SCL Falling	TTWDH	0.1		us
SDA Setup time to SCL Rising	TTWDS	100		ns
Rise Time of SCL	TTWR		25	us
Fall Time SCL	TTWF		25	ns



**Everest Semiconductor** 

Figure 10 I<sup>2</sup>C Timing

## 8. CONFIGURATION REGISTER DEFINITION

Addr	Default	В7	В6	B5	B4	В3	B2	B1	ВО
0x00	0x03	csm_on	seq_en	rst_dig	rst_regs	rst_clkmgr	rst_master	rst_adc_dig	rst_dac_dig
0x01	0x03	mclk_div2	mclk_on	bclk_on	clk_cp_on	clk_adc_on	clk_dac_on	anaclk_adc_on	anaclk_dac_on
0x02	0x00			clk_adc_double	clk_dac_double	tm_sel	adclrck_sel	clk_adc_sel	syncMode
0x03	0x20					adc_c	osr[5:0]		
0x04	0x11		clk_ac	dc_div[3:0]			adclrck_	div[11:8]	
0x05	0x00				adcl	rck_div[7:0]			
0x06	0x11		clk_da	ac_div[3:0]			daclrck_	div[11:8]	
0x07	0x00				daci	rck_div[7:0]			
0x08	0x00					div	/_cp		
0x09	0x01	MSC	TRI	BCLK_INV			BCLKDIV		
0x0A	0x00		adc_sdp_mute	ADCLRP		ADCWL		ADCFC	DRMAT
0x0B	0x00		dac_sdp_mute	DACLRP		DACWL		DACFO	DRMAT
0x0C	0xF8	vm	id_seq1	vmid_	_seq2	vmidS	el_reg	vmi	dSel
0x0D	0x3F			pdnMic	pdn_ana	ibiasgen_pdn	pdn_adcBiasgen	pdn_adcVrefgen	pdn_dacVrefgen
0x0E	0x00			LPCPNLDO	LPVcmMod	LPADCVrp	LPacVrp	flashLP	int1LP
0x0F	0x00				LPPGA	LPDacL	LPDacR	LPHP	LPHPMix
0x10	0x01				dac_ibias_sw	vmid	lLow	vx2off	vx1Sel
0x11	0xFC			T		vsel		T	
0x12	0x28			hp_ref2	hp_ref1	HPmix_ref2	HPmix_ref1	mref2	mref1
0x13	0x00			LMixSel[2:0]	T			RMixSel[2:0]	T
0x14	0x00	LD2LHPMIX	LLN2LHPMIX			RD2RHPMIX	RLN2RHPMIX		
0x15	0x33	LHPMIX_HI	LHPMIX_LO	LHPMIX_MUTE	pdnLHPMix	RHPMIX_HI	RHPMIX_LO	RHPMIX_MUTE	pdnRHPMix
0x16	0x00			IIXVol[3:0]	T		RHPMIX	1	T
0x17	0x00	HPL_zcen	EnHPL	HPL_outen	HPLcal	HPR_zcen	EnHPR	HPR_outen	HPRcal
0x18	0x88	pdn_Lical	HPL_iCal_sw	HPLVo	ol[1:0]	pdn_Rical	HPR_iCal_sw	HPRV	
0x19	0x06						pdn_CPHP	EnRefr_HP	VROI_HP
0x1A	0x22			pdn_cp	cp_HIPWR	cpn_swcomp_en	cp_swdly_auto	cp_swdly_reg	cp_clkdly_en
0x1B	0x03	vhp_l	dolvl[1:0]	cpn_ldc	olvi[1:0]	cpn_sw		pdn_CPNLDO	pdn_cpvncomp
0x1C	0x0F	1.6.				HPL_iCal_on	HPL_mCal_on	HPR_iCal_on	HPR_mCal_on
0x1D	0x00	mcal_fast	ical_raw	mCal_	_step	cal	_sti	HPL_iCal_8	HPR_iCal_8
0x1E	0x80					L_iCal[7:0]			
0x1F	0x80					R_iCal[7:0]			
0x20	0x00					L_mCal[7:0]			
0x21 0x22	0x00 0xC0	PdnAInL	PdnModL	LInSe		R_mCal[7:0] 		<u> </u>	
0x22 0x23	0x00	FUIIAIIIL	l .	Again[3:0]	:[I.U]				
0x23	0x00 0x01		LPGA	Saii[3.0]				DCM	DF2SE_10dB
0x24 0x25	0x01				adcFsMode	adc_HPF_L			src[1:0]
0x26	0x10			adcMute	adcSoftRamp	uuc_!!!!_L		adcInvL	,, 0[1.0]
0x27	0xC0			duciviate		l lcVolumeL		ductive	
0x28	0x00				ac	e voidine E			
0x29	0x1C	Δ	LCSEL	ALCMODE					<u> </u>
0x2A	0x00		<b>-</b>	,		MINGAIN[4:0]			
0x2B	0xB0		ΙΑ	l LCLVL	<u> </u>			ALCHLD	
0x2C	0x32			LCDCY			ALC	ATK	
0x2D	0x03		,	-				SIZE	
0x2E	0x00		ALC_NGG	ALC_NGAT		l	ALC NGTH	-	
			ind_ind						

August 2014 Revision 2.0 16

0x2F	0x11				PdnDacL				PdnDacR	
0x30	0x10	dacDATSEL		dacMute	dacSoftRamp	dacRar	npRate	dacInvL	dacInvR	
0x31	0x00	dacFsMode dacNo	otchMode				dacLeR			
0x32	0x00	Vpp_scale		dacZeroL	dacZeroR	dacMono		Se_strength		
0x33	0xC0				da	cVolumeL				
0x34	0xC0				da	cVolumeR				
0x35	0x1F					shelving	1_a[29:24]			
0x36	0xF7				shelv	ing1_a[23:16]				
0x37	0xFD				shelv	ring1_a[15:8]				
0x38	0xFF				shel	ving1_a[7:0]				
0x39	0x1F		shelving1_b[29:24]							
0x3A	0xF7				shelvi	ng1_b[23:16]				
0x3B	0xFD		shelving1_b[15:8]							
0x3C	0xFF		shelving1_b[7:0]							
0x3D	0x1F		shelving2_a[29:24]							
0x3E	0xF7		shelving2_a[23:16]							
0x3F	0xFD		shelving2_a[15:8]							
0x40	0xFF				shel	ving2_a[7:0]				
0x41	0x1F					shelving	2_b[29:24]			
0x42	0xF7				shelv	ng2_b[23:16]				
0x43	0xFD				shelv	ring2_b[15:8]				
0x44	0xFF				shel	ving2_b[7:0]				
0x45	0x1F					shelving	3_a[29:24]			
0x46	0xF7				shelv	ing3_a[23:16]				
0x47	0xFD				shelv	ring3_a[15:8]				
0x48	0xFF				shel	ving3_a[7:0]				
0x49	0x1F					shelving	3_b[29:24]			
0x4A	0xF7				shelv	ng3_b[23:16]				
0x4B	0xFD				shelv	ring3_b[15:8]				
0x4C	0xFF				shel	ving3_b[7:0]				
0x4D	0x00					gpio	3_sel	gpio2_sel	gpio1_sel	
0x4E	0x00	button_debounce	e[1:0]	insert_deb	ounce[1:0]			int_en	int_pol	
0x4F	0x00			csm_	_chip	Master_err	FlagHPInserted	FlagGMShorted		

## REGISTER 0X00 – RESET, DEFAULT 0X03

Bit Name	Bit	Description
csm_on	7	Chip current state machine control
		0 – csm power down(default)
		1 – csm power on
seq_en	6	Power up sequence control
		0 – power up sequence enable(default)
		1 – power up sequence disabled
rst_dig	5	Digital reset
		0 – normal(default)
		1 – reset digital except control port block
rst_regs	4	registers reset
		0 – normal(default)
		1 – reset all registers to default value except "rst_regs"
rst_clkmgr	3	clock manager block reset
		0 – normal(default)
		1 – reset clock manager block

Revision 2.0 17 August 2014

ES	83	1	6
----	----	---	---

rst_master	2	master block reset
		0 – normal(default)
		1 – reset master block
rst_adc_dig	1	ADC digital block reset
		0 – normal(default)
		1 – reset ADC digital block
rst_dac_dig	0	DAC digital block reset
		0 – normal(default)
		1 – reset DAC digital block

## **REGISTER 0X01 – CLOCK MANAGER, DEFAULT X03**

Bit Name	Bit	Description
mclk_div2	7	MCLK divide by 2 control
		0 – normal (default)
		1 – MCLK divide by 1
mclk_on	6	MCLK in control
		0 – MCLK off(default)
		1 – MCLK on
bclk_on	5	SDP bit clock control
		0 – BCLK off(default)
		1 – BCLK on
clk_cp_on	4	Charge pump clock control
		0 – CLK_CP off(default)
		1 – CLK_CP on
clk_adc_on	3	ADC digital clock control
		0 – adc_mclk off(default)
		1 – adc_mclk on
clk_dac_on	2	DAC digital clock control
		0 – dac_mclk off(default)
		1 – dac_mclk on
anaclk_adc_on	1	ADC analog clock control
		0 – anaclk_adc off
		1 – anaclk_adc on(default)
anaclk_dac_on	0	DAC analog clock control
		0 – anaclk dac off
		1 – anaclk_dac on(default)

## REGISTER 0X02 – CLOCK MANAGER, DEFAULT 0X00

Bit Name	Bit	Description
clk_adc_double	5	clk_adc divide by 2 control
		0 – normal(default)
		1 – clk_adc divide by 2
clk_dac_double	4	clk_dac divide by 2 control
		0 – normal(default)
		1 – clk_dac divide by 2
tm_sel	3	timer select
		0 – use adclrck_out(default)
		1 – use daclrck_out
adclrck_sel	2	adclrck select
		0 – use DACLRC (default)
		1 – use ADCLRC

Revision 2.0 18 August 2014

clk_adc_sel	1	adc_mclk select 0 – use clk_adc(default)
		1 – use clk dac
syncMode	0	sync mode
		0 – normal(default)
		1 – sync mode

#### REGISTER 0X03 - CLOCK MANAGER, DEFAULT 0X20

Bit Name	Bit	Description
adc_osr[5:0]	5	ADC delta sigma over sample rate
		adc_osr=f(adc_mclk) / fs / 8
		f(adc_mclk) refer to clk_adc_div and clk_adc_double

#### REGISTER 0X04 – CLOCK MANAGER, DEFAULT 0X11

Bit Name	Bit	Description
clk_adc_div[3:0]	7	adc_mclk clock divider
adclrck_div[11:8]	3	Internal adclrck divider bit 11 to bit 8

#### REGISTER 0X05 – CLOCK MANAGER, DEFAULT 0X00

Bit Name	Bit	Description
adclrck_div[7:0]	7	Internal adclrck divider bit 7 to bit 0

#### **REGISTER 0X06 – CLOCK MANAGER, DEFAULT 0X11**

Bit Name	Bit	Description
clk_dac_div[3:0]	7	dac_mclk clock divider
daclrck div[11:8]	3	Internal dacIrck divider bit 11 to bit 8

#### REGISTER 0X07 – CLOCK MANAGER, DEFAULT 0X00

Bit Name	Bit	Description
daclrck_div[7:0]	7	Internal dacIrck divider bit 7 to bit 0

#### REGISTER 0X08 – CLOCK MANAGER, DEFAULT 0X00

Bit Name	Bit	Description
div_cp	5:0	charge pump clock divider
		0 – divide by 32 (default)
		other – divide by div_cp

#### REGISTER 0X09 – SERIAL DATA PORT, DEFAULT 0X01

Bit Name	Bit	Description
MSC	7	0 – slave serial port mode
		1 – master serial port mode (default)
TRI	6	0 – MCLK not divide (default)
		1 – MCLK divide by 2
BCLK_INV	5	0 – normal (default)
		1 – BCLK inverted
BCLKDIV	4:0	00000 – master mode BCLK generated automatically based on the clock table (default)
		00001 – MCLK/1
		00010 – MCLK/2
		00011 – MCLK/3

Revision 2.0 19 August 2014

00100 - MCLK/4 00101 - MCLK/6 00110 - MCLK/8 00111 - MCLK/9 01000 - MCLK/11
00110 – MCLK/8 00111 – MCLK/9 01000 – MCLK/11
00111 – MCLK/9 01000 – MCLK/11
01000 – MCLK/11
01001 MCH/13
01001 – MCLK/12
01010 – MCLK/16
01011 – MCLK/18
01100 – MCLK/22
01101 – MCLK/24
01110 – MCLK/33
01111 – MCLK/36
10000 – MCLK/44
10001 – MCLK/48
10010 – MCLK/66
10011 – MCLK/72
10100 – MCLK/5
10101 – MCLK/10
10110 – MCLK/15
10111 – MCLK/17
11000 – MCLK/20
11001 – MCLK/25
11010 – MCLK/30
11011 – MCLK/32
11100 – MCLK/34
Others – MCLK/4

## REGISTER 0X0A – SERIAL DATA PORT, DEFAULT 0X00

Bit Name	Bit	Description
adc_sdp_mute	6	ADC SDP mute control
		0 – ADC SDP unmute(default)
		1 – ADC SDP mute
ADCLRP	5	I2S, left justified or right justified mode:
		0 – left and right normal polarity
		1 – left and right inverted polarity
		DSP/PCM mode:
		0 – MSB is available on 2nd BCLK rising edge after ALRCK rising edge
		1 – MSB is available on 1st BCLK rising edge after ALRCK rising edge
ADCWL	4:2	000 – 24-bit serial audio data word length(default)
		001 – 20-bit serial audio data word length
		010 – 18-bit serial audio data word length
		011 – 16-bit serial audio data word length
		100 – 32-bit serial audio data word length
ADCFORMAT	1:0	00 – I2S serial audio data format(default)
		01 – left justify serial audio data format
		10 – right justify serial audio data format
		11 – DSP/PCM mode serial audio data format

## REGISTER 0X0B – SERIAL DATA PORT, DEFAULT 0X00

Bit Name	Bit	Description
dac_sdp_mute	6	DAC SDP mute control

		0 – DAC SDP unmute(default)
		1 – DAC SDP mute
DACLRP	5	I2S, left justified or right justified mode:
		0 – left and right normal polarity
		1 – left and right inverted polarity
		DSP/PCM mode:
		0 – MSB is available on 2nd BCLK rising edge after DLRCK rising edge
		1 – MSB is available on 1st BCLK rising edge after DLRCK rising edge
DACWL	4:2	000 – 24-bit serial audio data word length(default)
		001 – 20-bit serial audio data word length
		010 – 18-bit serial audio data word length
		011 – 16-bit serial audio data word length
		100 – 32-bit serial audio data word length
DACFORMAT	1:0	00 – I2S serial audio data format(default)
		01 – left justify serial audio data format
		10 – right justify serial audio data format
		11 – DSP/PCM mode serial audio data format

## REGISTER OXOC – SYSTEM, DEFAULT OXF8

Bit Name	Bit	Description
vmid_seq1	7:6	vmidSel at Pseq1
		MCLK*adcSampleRate*512
		from 0.042ms min to 170ms max
vmid_seq2	5:4	vmidSel at Pseq2
		MCLK*dacSampleRate*512
		from 0.042ms min to 170ms max
vmidSel_reg	3:2	vmidSel sequence result
vmidSel	1:0	vmidSel user configure
		sequence:
		vmidSel(00,default) -> vmid_seq1(11) -> vmid_seq2(10) -> vmidSel_reg(10) -> write vmidSel

## REGISTER 0X0D – SYSTEM, DEFAULT 0X3F

Bit Name	Bit	Description
pdnMic	5	Power down internal micBias circuits
pdn_ana	4	Power down overall analog circuits
ibiasgen_pdn	3	Power down bias circuits
pdn_adcBiasgen	2	Power down ADC bias circuits
pdn_adcVrefgen	1	Power down ADC reference circuits
pdn_dacVrefgen	0	Power down ADC reference circuits

## REGISTER OXOE – SYSTEM, DEFAULT OXOO

Bit Name	Bit	Description
LPCPNLDO	5	Low power mode negative supply
LPVcmMod	4	Low power mode ADC modulator referrence
LPADCVrp	3	Low power mode ADC reference
LPadcVrp	2	Low power mode ADC reference
flashLP	1	Low power mode ADC flash
int1LP	0	Low power mode ADC modulator

Revision 2.0 21 August 2014

## REGISTER OXOF – SYSTEM, DEFAULT OXOO

Bit Name	Bit	Description
LPPGA	4	Low power PGA
LPDacL	3	Low power LDAC
LPDacR	2	Low power RDAC
LPHP	1	Low power HP output driver
LPHPMix	0	Low power HP mixer

## REGISTER 0X10 – SYSTEM, DEFAULT 0X01

Bit Name	Bit	Description
dac_ibias_sw	4	DAC bias selection
vmidLow	3:2	Vmid selection
		00 – vdda/2
		01 – vdda/2-50mv
		10 – vdda/2-100mv
		11 – vdda/2-150mv
vx2off	1	disable vx2
vx1Sel	0	Vx1 selection

#### REGISTER 0X11 – SYSTEM, DEFAULT 0XFC

Bit Name	Bit	Description
vsel	7:0	11111100 – normal (default)

#### REGISTER 0X12 – SYSTEM, DEFAULT 0X28

Bit Name	Bit	Description
hp_ref2	5	HP output driver ref
		0 light load
		1 heavy load; this bit work together with hp_ref1
hp_ref1	4	HP output driver ref
		0 light load
		1 heavy load; this bit work together with hp_ref2
HPmix_ref2	3	HPmixer ref2
HPmix_ref1	2	HPmixer ref1
mref2	1	ADC ref control
		0 default
mref1	0	ADC ref control
		0 default

## REGISTER 0X13 – HEADPHONE MIXER, DEFAULT 0X00

Bit Name	Bit	Description
LMixSel[2:0]	6:4	input select for LHPmixer
		000 – LIN1
		001 – LIN2
		010 – 1 <sup>st</sup> differential output signal
		011 – LPGA output1
		010 – LPGA output2
RMixSel[2:0]	3:0	input select for RHPmixer
		000 – RN1
		001 – RIN2

Revision 2.0 22 August 2014

010 – 1 <sup>st</sup> differential output signal
011 – RPGA output1
010 – RPGA output2

#### REGISTER 0X14 – HEADPHONE MIXER, DEFAULT 0X00

Bit Name	Bit	Description
LD2LHPMIX	7	LDAC signal to LHPmixer
LLN2LHPMIX	6	Lline signal to LHPmixer
RD2RHPMIX	3	RDAC signal to RHPmixer
RLN2RHPMIX	2	Rline signal to RHPmixer

#### **REGISTER 0X15 – HEADPHONE MIXER, DEFAULT 0X33**

Bit Name	Bit	Description
LHPMIX_HI	7	LHPmixer gain high
LHPMIX_LO	6	LHPmixer gain low
LHPMIX_MUTE	5	LHPmixer mute
pdnLHPMix	4	Power down LHPmixer
RHPMIX_HI	3	RHPmixer gain high
RHPMIX_LO	2	RHPmixer gain low
RHPMIX_MUTE	1	RHPmixer mute
pdnRHPMix	0	Power down RHPmixer

## **REGISTER 0X16 – HEADPHONE MIXER, DEFAULT 0X00**

Bit Name	Bit	Description
LHPMIXVol[3:0]	7:4	0000 – -12dB
		0001 – -10.5dB
		0010 – -9dB
		0011 – -7.5dB
		0100 – -6dB
		1000 – -4.5dB
		1001 – -3dB
		1010 – -1.5dB
		1011 – 0dB
RHPMIXVol[3:0]	3:0	0000 – -12dB
		0001 – -10.5dB
		0010 – -9dB
		0011 – -7.5dB
		0100 – -6dB
		1000 – -4.5dB
		1001 – -3dB
		1010 – -1.5dB
		1011 – 0dB

## REGISTER 0X17 – HEADPHONE, DEFAULT 0X00

Bit Name	Bit	Description
HPL_zcen	7	Enable LHP output driver zero cross
EnHPL	6	Enable LHP output driver
HPL_outen	5	Enable LHP output
HPLcal	4	Enable LHP output driver calibration

23 Revision 2.0 August 2014

HPR_zcen	3	Enable RHP output driver zero cross
EnHPR	2	Enable RHP output driver
HPR_outen	1	Enable RHP output
HPRcal	0	Enable RHP output driver calibration

## REGISTER 0X18 - HEADPHON, DEFAULT 0X88

Bit Name	Bit	Description
pdn_Lical	7	Reserved
HPL_iCal_sw	6	Reserved
HPLVol[1:0]	5:4	00 – 0dB
		01 – -12dB
		10 – -24dB
		11 – -48dB
pdn_Rical	3	Reserved
HPR_iCal_sw	2	Reserved
HPRVol[1:0]	1:0	00 – 0dB
		01 – -12dB
		10 – -24dB
		11 – -48dB

## REGISTER 0X19 – HEADPHONE, DEFAULT 0X06

Bit Name	Bit	Description
pdn_CPHP	2	Power down HP output driver
EnRefr_HP	1	Enable HP referrence
VROI_HP	0	Reserved

#### REGISTER 0X1A – HEADPHONE, DEFAULT 0X22

Bit Name	Bit	Description
pdn_cp	5	Power down charge pump circuits
cp_HIPWR	4	CP power level
		0 – normal
		1 - high power
cpn_swcomp_en	3	Reserved
cp_swdly_auto	2	Reserved, automatic CP power up sequence
cp_swdly_reg	1	Reserved, user register controlled CP power up sequence
cp_clkdly_en	0	Default 0

## REGISTER 0X1B - HEADPHONE, DEFAULT 0X03

Bit Name	Bit	Description
vhp_ldolvl[1:0]	7:6	HP output driver supply voltage select
		00 – 1.5v
		01 – 1.4v
		10 – 1.3v
		11 – 1.2v
cpn_ldolvl[1:0]	5:4	HP output driver supply voltage select
		00 – -1.15v
		01 – -1.25v
		10 – -1.35v
		11 – -1.45v

Revision 2.0 24 August 2014

ср	n_swlvl[1:0]	3:2	Reserved, CP power automatic switching level 001.5v 011.4v 101.3v 111.2v
pd	n_CPNLDO	1	Power down CP negative supply regulator
pd	n_cpvncomp	0	Reserved, power down level switching

## REGISTER 0X1C - CALIBRATION, DEFAULT 0X0F

Bit Name	Bit	Description
HPL_iCal_on	3	ical: analog calibration, mV level
		0 – iCal off
		1 – iCal on(default), auto clear to "0" after iCal
HPL_mCal_on	2	mCal: digital calibration, uV level
		0 – mCal off
		1 – mCal on(default), auto clear after mCal
HPR_iCal_on	1	ical: analog calibration, mV level
		0 – iCal off
		1 – iCal on(default), auto clear to "0" after iCal
HPR_mCal_on	0	mCal: digital calibration, uV level
		0 – mCal off
		1 – mCal on(default), auto clear after mCal

## REGISTER 0X1D – CALIBRATION, DEFAULT 0X00

Bit Name	Bit	Description
mcal_fast	7	mcal fast mode
		0 – normal mode
		1 – fast mode
ical_raw	6	ical raw
		0 – use mcal to find a better ical data
		1 – ical raw
mCal_step	5:4	mCal resolution
		00 - vpp/8192
		01 – vpp/4096
		10 – vpp/2048
		11 - vpp/1024
cal_stl	3:2	Calibration settling time,
		per calculate
		00 – 4 (default)
		01 – 8
		10 – 16
		11 – 32
HPL_iCal_8	1	HPL_iCal MSB
HPR_iCal_8	0	HPR_iCal MSB

## REGISTER 0X1E - CALIBRATION, DEFAULT 0X80

Bit Name	Bit	Description
HPL_iCal[7:0]	7:0	Reserved

Revision 2.0 25 August 2014

#### REGISTER 0X1F – CALIBRATION, DEFAULT 0X80

Bit Name	Bit	Description
HPF_iCal[7:0]	7:0	Reserved

#### REGISTER 0X20 – CALIBRATION, DEFAULT 0X00

Bit Name	Bit	Description
HPL_mCal[7:0]	7:0	Reserved

#### REGISTER 0X21 – CALIBRATION, DEFAULT 0X00

Bit Name	Bit	Description
HPR_mCal[7:0]	7:0	

#### REGISTER 0X22 - ADC, DEFAULT 0XC0

Bit Name	Bit	Description
PdnAInL	7	Power down PGA
PdnModL	6	Power down ADC modulator
LInSel[1:0]	5:4	PGA input select
		00 – Lin1-Rin1 (MIC DF)
		01 – Lin2-Rin2 (Board DF)
		10 – Lin1 DF2SE (MIC)
		11 – Lin2 DF2SE (Board)

#### REGISTER 0X23 – ADC, DEFAULT 0X00

Bit Name	Bit	Description
LPGAgain[3:0]	7:4	Left PGA gain
		0000 – -3.5dB (default)
		0001 – 0dB
		0010 - 2.5dB
		0011 – 4.5dB
		0100 – 7dB
		0101 – 10dB
		0110 – 13dB
		0111 – 16dB
		1000 – 18dB
		1001 – 21dB
		1010 –24dB
		others – 24dB

## REGISTER 0X24 – ADC, DEFAULT 0X01

Bit Name	Bit	Description
DCM	1	DC measure
		0 – disable
		1 – enable
DF2SE_10dB	0	DF2SE intensive:
		0 – 0dB
		1 – 15dB

## REGISTER 0X25 – ADC, DEFAULT 0X08

Bit Name	Bit	Description
----------	-----	-------------

adcFsMode	4	adc fs mode
		0 – single speed
		1 – double speed
adc_HPF_L	3	0 – disable ADC left channel high pass filter
		1 – enable ADC left channel high pass filter (default)
dmic_src[1:0]	1:0	digital mic control
		0x – dmic disable
		10 – DMIC high
		11 – DMIC low

## **REGISTER 0X26 – ADC, DEFAULT 0X10**

Bit Name	Bit	Description
adcMute	5	ADC mute
		0 – normal
		1 – mute ADC volume to -96dB
adcSoftRamp	4	adc soft ramp
		0 – normal
		1 – adc soft ramp enable
adcInvL	1	0 – normal (default)
		1 – left channel polarity inverted


## REGISTER 0X27 – ADC, DEFAULT 0XC0

Bit Name	Bit	Description
adcVolumeL	7:0	00000000 — 0dB
		00000001 — -0.5dB
		00000010 — -1dB
		11000000 — -96dB(default)

## REGISTER 0X29 – ADC, DEFAULT 0X1C

Bit Name	Bit	Description
ALCSEL	7:6	00 — alc off
		other — alc on
ALCMODE	5	Determines the ALC mode of operation:
		0 – ALC mode (Normal Operation)
		1 – Limiter mode.
MAXGAIN[4:0]	4:0	ALC MAXGAIN[1:0] for PGA max gain
		00000 – -6.5dB
		00001 – -5 dB
		00010 – -3.5dB
		00011 – -2dB
		00100 – -0.5dB
		00101 - +1dB
		00100 – +2.5dB
		00111 - +4dB
		01000 - +5.5dB
		01001 – +7dB
		01010 - +8.5dB
		01011 - +10dB
		01100 - +11.5dB

27 Revision 2.0 August 2014



## REGISTER 0X2A – ADC, DEFAULT 0X00

Bit Name	Bit	Description
MINGAIN[4:0]	4:0	ALC MINGAIN[1:0] for PGA min gain
		00000 – -12dB
		00001 – -10.5 dB
		00010 – -9dB
		00011 – -7.5dB
		00100 – -6dB
		00101 – -4.5dB
		00100 – -3dB
		00111 – -1.5dB
		01000 – 0dB
		01001 - +1.5dB
		01010 – +3dB
		01011 – +4.5dB
		01100 - +6dB
		01101 – +7.5dB
		01110 – +9dB
		01111- +10.5dB
		10000 - +12dB
		10001 – +13.5dB
		10010 - +15dB
		10011 – +16.5dB
		10100 - +18dB
		10101 – +19.5dB
		10110 - +21dB
		10111 – +22.5dB
		11000 - +24dB
		11001 – +25.5dB
		11010 - +27dB
		11011 – +28.5dB
		others – +30dB

#### REGISTER 0X2B – ADC, DEFAULT 0XB0

Bit Name	Bit	Description
----------	-----	-------------

ALCLVL	7:3	ALC target
		0000 – -16.5 dB
		0001 – -15 dB
		0010 – -13.5 dB
		0111 – -6 dB
		1000 – -4.5 dB
		1001 – -3 dB
		1010-1111 – -1.5 dB
ALCHLD	2:0	ALC hold time before gain is increased
		0000 – 0ms
		0001 – 2.67ms
		0010 – 5.33ms
		····· (time doubles with every step)
		1001 – 0.68s
		1010 or higher – 1.36s

## REGISTER 0X2C – ADC, DEFAULT 0X32

Bit Name	Bit	Description
ALCDCY	Y 7:4 ALC decay (gain ramp up) time at ALC mode/limiter mode:	
		0000 – 410 us/90.8 us
		0001 – 820 us/182us
		0010 – 1.64 ms/363us
		····· (time doubles with every step)
		1001 – 210 ms/46.5 ms
		1010 or higher – 420 ms/93 ms
ALCATK	3:0	ALC attack (gain ramp down) time at ALC mode/limiter mode:
		0000 – 104 us/22.7 us
		0001 – 208 us/45.4 us
		0010 – 416 us/90.8 us
		····· (time doubles with very step)
		1001 – 53.2 ms/11.6 ms
		1010 or higher – 106 ms/23.2 ms

## REGISTER 0X2D – ADC, DEFAULT 0X03

Bit Name	Bit	Description
WIN_SIZE	3:0	Windows size for peak detector, set the window size to N*16 samples 00110 – 96 samples (default) 00111 – 102 samples
		11111 – 496 samples

## REGISTER 0X2E – ADC, DEFAULT 0X00

Bit Name	Bit	Description			
ALC_NGG	6	ise gate type			
		- original gain(default)			
		1 – mute			
ALC_NGAT	5	noise gate enable			
		0 – disable(default)			
		1 – enable			

Revision 2.0 29 August 2014

ALC_NGTH	4:0	Noise gate threshold
		00000 – -76.5 dBFS
		00001 – -75 dBFS
		11110 – -31.5 dBFS
		11111 – -30 dBFS

## **REGISTER 0X2F – DAC, DEFAULT 0X11**

Bit Name	Bit	Description	
PdnDacL	4	dn Left DAC	
		- normal	
		1 – power down	
PdnDacR	0	Power down right DAC	
		O – normal	
		1 – power down	

## REGISTER 0X30 – DAC, DEFAULT 0X10

Bit Name	Bit	Description
dacDATSEL	7:6	for dacDATSEL
		00 – Lin->Lout, Rin->Rout
		01 – Lin->Lout, Lin->Rout
		10 – Rin->Lout, Rin->Rout
		11 – Rin->Lout, Lin->Rout
dacMute	5	dac mute
		0 – normal
		1 – mute dac volume to -96dB
dacSoftRamp	4	dac soft ramp
		0 – normal
		1 – dac soft ramp enable
dacRampRate	3:2	00 – 0.5 dB per 4 LRCKs (default)
		01 – 0.5 dB per 32 LRCKs
		10 – 0.5 dB per 64 LRCKs
		11 – 0.5 dB per 128 LRCKs
dacInvL	1	0 – normal DAC left channel analog output no phase inversion (default)
		1 – normal DAC left channel analog output 180 degree phase inversion
dacInvR	0	0 – normal DAC right channel analog output no phase inversion (default)
		1 – normal DAC right channel analog output 180 degree phase inversion

# REGISTER 0X31 – DAC, DEFAULT 0X00

Bit Name	Bit	Description
dacFsMode	7	fs mode
		0 – single speed
		1 – double speed
dacNotchMode	6	0 – normal
		1 – DAC at DS, FS*2, to cancel DAC harmonic noise
dacAutoMute	5	auto mute control
		0 – auto mute dis (default)
		1 – auto mute en
automute_type	4	0 – mute L when L=0, mute R when R=0
		1 – mute L/R when L and R=0

Revision 2.0 30 August 2014

dacLeR	6	0 – normal (default)
		1 – both channel gain control is set by DAC left gain control register

## REGISTER 0X32- DAC, DEFAULT 0X00

Bit Name	Bit	Description		
Vpp_scale	7:6	00 – Vpp set at 3.5V (0.7 modulation index) (default)		
		01 – Vpp set at 4.0V		
		10 – Vpp set at 3.0V		
		11 – Vpp set at 2.5V		
dacZeroL	5	0 – normal (default)		
		1 – set Left Channel DAC output all zero		
dacZeroR	4	0 – normal (default)		
		1 – set Right Channel DAC output all zero		
dacMono	3	0 – stereo (default)		
		1– mono (L+R)/2 into DACL and DACR		
Se_strength	2:0	SE strength		
		000 – 0 (default)		
		111 – 7		

#### REGISTER 0X33 - DAC, DEFAULT 0XC0

Bit Name	Bit	Description
dacVolumeL	7:0	Digital volume control attenuates the signal in 0.5 dB incremental from 0 to –96 dB.  00000000 – 0 dB  00000001 – -0.5 dB  00000010 – -1 dB
		11000000 – -96 dB (default)

## **REGISTER 0X34 – DAC, DEFAULT 0XCO**

Bit Name	Bit	Description
dacVolumeR	7:0	Digital volume control attenuates the signal in 0.5 dB incremental from 0 to –96 dB.  00000000 – 0 dB  00000001 – -0.5 dB  00000010 – -1 dB
		 11000000 – -96 dB (default)

## REGISTER 0X35 - DAC, DEFAULT 0X1F

Bit Name	Bit	Description
shelving1_a[29:24]	5:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

## REGISTER 0X36 – DAC, DEFAULT 0XF7

Bit Name	Bit	Description
shelving1_a[23:16]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

Revision 2.0 31 August 2014

#### REGISTER 0X37 – DAC, DEFAULT 0XFD

Bit Name	Bit	Description
shelving1_a[15:8]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X38 - DAC, DEFAULT 0XFF

Bit Name	Bit	Description
shelving1_a[7:0]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X39 - DAC, DEFAULT 0X1F

Bit Name	Bit	Description
shelving1_b[29:24]	5:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

## REGISTER 0X3A – DAC, DEFAULT 0XF7

Bit Name	Bit	Description
shelving1_b[23:16]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X3B - DAC, DEFAULT 0XFD

Bit Name	Bit	Description
shelving1_b[15:8]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X3C - DAC, DEFAULT 0XFF

Bit Name	Bit	Description
shelving1_b[7:0]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

### REGISTER 0X3D - DAC, DEFAULT 0X1F

Bit Name	Bit	Description
Shelving2_a[29:24]	5:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X3E – DAC, DEFAULT 0XF7

Bit Name	Bit	Description
Shelving2_a[23:16]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X3F – DAC, DEFAULT 0XFD

Bit Name	Bit	Description
Shelving2_a[15:8]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### **REGISTER 0X40 – DAC, DEFAULT 0XFF**

Bit Name	Bit	Description
Shelving2_a[7:0]	7:0	30-bit a coefficient for shelving filter

Revision 2.0 32 August 2014

	Defects and a fell of elleaf elleaf elleaf elleaf
	Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X41 - DAC, DEFAULT 0X1F

Bit Name	Bit	Description
Shelving2_b[29:24]	5:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X42 – DAC, DEFAULT 0XF7

Bit Name	Bit	Description
Shelving2_b[23:16]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X43 – DAC, DEFAULT 0XFD

Bit Name	Bit	Description
Shelving2_b[15:8]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X44 - DAC, DEFAULT 0XFF

Bit Name	Bit	Description
Shelving2_b[7:0]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

## REGISTER 0X45 – DAC, DEFAULT 0X1F

Bit Name	Bit	Description
Shelving3_a[29:24]	5:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X46 - DAC, DEFAULT 0XF7

Bit Name	Bit	Description
Shelving3_a[23:16]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X47 – DAC, DEFAULT 0XFD

Bit Name	Bit	Description
Shelving3_a[15:8]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X48 - DAC, DEFAULT 0XFF

Bit Name	Bit	Description
Shelving3_a[7:0]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X49 - DAC, DEFAULT 0X1F

Bit Name	Bit	Description
Shelving3_b[29:24]	5:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

33 Revision 2.0 August 2014

## REGISTER 0X4A – DAC, DEFAULT 0XF7

Bit Name	Bit	Description
Shelving3_b[23:16]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X4B – DAC, DEFAULT 0XFD

Bit Name	Bit	Description
Shelving3_b[15:8]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

#### REGISTER 0X4C - DAC, DEFAULT 0XFF

Bit Name	Bit	Description
Shelving3_b[7:0]	7:0	30-bit a coefficient for shelving filter
		Default value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}

## REGISTER 0X4D – GPIO, DEFAULT 0X00

Bit Name	Bit	Description
gpio3_sel	3:2	00 – Interrupt out
		01 – clk_cp out
		10 – adc_mclk out
		11 – dac_mclk out
gpio2_sel	1	0 – GMShorted in
		1 – DMIC_SCL out
gpio1_sel	0	0 – HPInserted in
		1 – ADCLRCK inout

## REGISTER 0X4E - GPIO, DEFAULT 0X00

Bit Name	Bit	Description	
button_debounce[1:0]	7:6	Headset Button debounce:	
		00 – 256fs - 5.3ms	
		01 – 512fs - 10.6ms	
		10 – 1024fs - 21ms	
		11 – 2048fs - 42ms	
insert_debounce[1:0]	5:4	Headset Detection debounce	
		00 – 512fs - 10.6ms	
		01 – 1024fs - 21ms	
		10 – 4096fs - 84ms	
		11 – 16384fs - 341ms	
int_en	1	interrupt control	
		0 – disable (default)	
		1 – enable	
int_pol 0 interrupt polarity		interrupt polarity	
		0 – high active	
		1 – low active	

## **REGISTER 0X4F – FLAG, DEFAULT 0X00**


Bit Name	Bit	Description			
csm_chip	5:4	chip csm			
		00 – PwDown			

Revision 2.0 34 August 2014

		01 – Pseq1 11 – Pseq2
		10 – Normal
Master_err	3	Reserved
FlagHPInserted	2	HP inserted read only flag
		0 – HP not inserted
		1 – HP inserted
FlagGMShorted	1	GM shorted read only flag
		0 – GM not shorted
		1 – GM shorted

Revision 2.0 35 August 2014

## 9. PACKAGE



Symbol	Dimensions II	n Millimeters	Dimensions In Inches	
Symbol	Min.	Max.	Min.	Max.
Α	0.700/0.800	0.800/0.900	0.028/0.031	0.031/0.035
A1	0.000	0.050	0.000	0.002
A3	0.203	REF.	0.008REF.	
D	3.924	4.076	0.154	0.160
Ш	3.924	4.076	0.154	0.160
D1	2.700	2.900	0.106	0.114
E1	2.700	2.900	0.106	0.114
k	0.200	MIN.	0.008MIN.	
b	0.150	0.250	0.006	0.010
е	0.400	TYP.	0.016TYP.	
Ĺ	0.224	0.376	0.009	0.015

## **10.CORPORATE INFORMATION**

Everest Semiconductor Co., Ltd.

苏州工业园区金鸡湖大道 1355 号国际科技园, 邮编 215021

Email: info@everest-semi.com



Revision 2.0 37 August 2014