ANDREW YAN

EMAIL: andrew.yan@alumni.ubc.ca
PHONE: (778) 996-4600
WEBSITE: https://andrewyan.ca

EDUCATION

UBC VANCOUVER

SEPT. 2020 – AUG. 2021
MEng in Biomedical Engineering

SEPT. 2015 – MAY 2020
BASc in Electrical Engineering
with Distinction and Co-op
GPA: 82.1%

SKILLS

EQUIPMENT

- Breadboard
- Power Supply
- Oscilloscope
- Soldering Iron
- RCL Meter
- 3D Printers

SOFTWARE

- Altium Designer
- SolidWorks
- MATLAB
- Simulink
- Microsoft Office

LANGUAGES

- Verilog/SystemVerilog
- VHDL
- C/C++
- Python
- ARM Assembly

AWARDS

- 2nd Place - Capstone Video Competition
- 2017 Jim and Helen Hill Memorial Service Award in Electrical Engineering

INTERESTS

Swimming, Hiking, Skiing, Badminton, PC Building, Gaming

WORK EXPERIENCE

MDA

NOV. 2021 - PRESENT

Jr. Member, Technical Staff – FPGA Design

- Designed 6 modules in VHDL with basic testbenches for a satellite that successfully passed preliminary design review
- Created a python script to automatically import registers into a software library for successful verification of RTL design

PROVIDENCE HEALTH CARE LMBME

MAY 2021 – AUG. 2021

Biomedical Engineering Intern

- Refined the scope of LMBME's assessment of research devices within four British Columbia health authorities (VCHA, PHSA, FHA, PHC)
- Informed the engineering team about the process of updating standards and the structure of the BC diagnostic accreditation program

KARDIUM INC.

JAN. 2019 – AUG. 2019

Electrical Engineer Co-op

- Created testbenches in VHDL to successfully identify bugs in a product
- Developed solutions in VHDL to successfully correct bugs in a product
- Performed electrical verification testing on features of a product
- Designed a Python script to perform analysis of warnings from VHDL builds

INTEL CORPORATION

MAY 2018 – DEC. 2018

ECC RTL, Software, FPGA Design (Co-op)

- Designed error correction RTL in Verilog and SystemVerilog that correctly encoded and decoded data to the specifications of a product
- Created software models in C which were used in combination with SystemVerilog testbenches to debug error correction RTL

UBC DEPARTMENT OF ECE

MAY 2017 – AUG. 2017

Co-op Assistant

- Worked with Altium Designer to prepare mixed-signal simulation testbenches for a set of common integrated circuits used in courses

TECHNICAL PROJECTS

FULL LIST OF PROJECTS: https://andrewyan.ca/projects

Long Bone Non-Union Detection Device (Engineers in Scrubs) — SEPT. 2020 – MAY 2021

- Worked on designs for a device to detect early long bone non-union

Environmental Enclosure for a Single Cell Inkjet Printer (Capstone) — SEPT. 2019 – MAY 2020

- Developed a custom dehumidifier that successfully decreased humidity within the enclosure
- Designed a sensor PCB to limit electronic exposure to humidity