Base Integer Instructions: RV32I, RV64I, and RV128I						RV Privileged Instructions				
Category Nam		_	RV32I Base	+KV-	{64,128}		Category			V mnemonic
Loads Load By		LB	rd,rs1,imm				CSR Acce	•		rd,csr,rs1
Load Halfwo		LH	rd,rs1,imm	T (DIO)	1			mic Read & Set Bit		rd,csr,rs1
Load Wo	l l	LW	rd,rs1,imm	L{D Q}	rd,rs1,	ımın	Atom	ic Read & Clear Bit		rd,csr,rs1
Load Byte Unsign			rd,rs1,imm	r (Ed Dag	1		A+	Atomic R/W Imm		•
Load Half Unsigne		LHU	rd,rs1,imm	L{W D}U	rd,rs1,	THUIL		Read & Set Bit Imm		
Stores Store By		SB	rs1,rs2,imm					ad & Clear Bit Imm	<b>†</b>	ra,csr,imm
Store Halfwo		SH SW	rs1,rs2,imm	a (Dlo)	12		Change L	<b>Level</b> Env. Call nnment Breakpoint		
Store Wo			rs1,rs2,imm	S{D Q}	rs1,rs2			·		•
Shifts Shift Le	- 1	SLL	rd,rs1,rs2	SLL{W D}	rd,rs1,			nvironment Return		
Shift Left Immedia		SLLI	rd,rs1,shamt				-	irect to Supervisor		
Shift Rig		SRL	rd,rs1,rs2		rd,rs1,			Trap to Hypervisor		
Shift Right Immedia		SRLI	rd,rs1,shamt					Trap to Supervisor		
Shift Right Arithme		SRA	rd,rs1,rs2	SRA{W D}	rd,rs1,			t Wait for Interrupt		
Shift Right Arith Im			rd,rs1,shamt	SRAI {W   D}			MMU	Supervisor FENCE	SFENCE	.VM rs1
Arithmetic AD		ADD	rd,rs1,rs2	ADD{W D}	rd,rs1,					
ADD Immedia	l l	ADDI	rd,rs1,imm	ADDI{W D}						
SUBtra	ct R	SUB	rd,rs1,rs2	SUB{W D}						
Load Upper Im		LUI	rd,imm		nal Com		sed (16-l	bit) Instruction		
Add Upper Imm to I	PC U	AUIPC	rd,imm	Category	Name	Fmt		RVC	R	VI equivalent
<b>Logical</b> XO	R R	XOR	rd,rs1,rs2	Loads L	oad Word	CL	C.LW 1	rd',rs1',imm	LW rd'	rs1',imm*4
XOR Immedia	te I	XORI	rd,rs1,imm	Load	d Word SP	CI	C.LWSP 1	rd,imm	LW rd,	sp,imm*4
0	R R	OR	rd,rs1,rs2	Loa	ad Double	CL	C.LD 1	rd',rs1',imm	LD rd'	rs1',imm*8
OR Immedia	te I	ORI	rd,rs1,imm	Load I	Double SP	CI	C.LDSP 1	rd,imm	LD rd,	sp,imm*8
AN	ID R	AND	rd,rs1,rs2	L	oad Quad	CL	C.LQ 1	rd',rs1',imm	LQ rd'	rs1',imm*16
AND Immedia	te I	ANDI	rd,rs1,imm	Load	d Quad SP	CI	C.LQSP 1	rd,imm	LQ rd,	sp,imm*16
Compare Set	< R	SLT	rd,rs1,rs2	Stores St	ore Word	CS	C.SW 1	rs1',rs2',imm	SW rs1	',rs2',imm*4
Set < Immedia	te I	SLTI	rd,rs1,imm	Store	e Word SP	CSS	C.SWSP 1	rs2,imm	SW rs2	sp,imm*4
Set < Unsign	ed R	SLTU	rd,rs1,rs2	Sto	re Double	CS	C.SD 1	rs1′,rs2′,imm	SD rs1	',rs2',imm*8
Set < Imm Unsigne	ed I	SLTIU	rd,rs1,imm	Store I	Double SP	CSS	C.SDSP 1	rs2,imm	SD rs2	sp,imm*8
Branches Branch	= SB	BEQ	rs1,rs2,imm	S	tore Quad	CS	C.SQ 1	rs1′,rs2′,imm	SO rs1	',rs2',imm*16
Branch			rs1,rs2,imm		Quad SP			rs2,imm		,sp,imm*16
Branch	< SB		rs1,rs2,imm	Arithmetic		CR	C.ADD	rd,rs1		rd,rd,rs1
Branch	≥ SB	BGE	rs1,rs2,imm	,	ADD Word	CR	C.ADDW	rd,rs1		rd,rd,imm
Branch < Unsign	ed SB	BLTU	rs1,rs2,imm	ADD I	mmediate	CI	C.ADDI	rd,imm		rd,rd,imm
Branch ≥ Unsign			rs1,rs2,imm	ADD V	Vord Imm	CI	C.ADDIW	rd,imm		rd,rd,imm
Jump & Link J8		JAL	rd,imm	ADD SP	Imm * 16	CI	C.ADDI168	SP x0,imm		sp,sp,imm*16
Jump & Link Regist	er UJ	JALR	rd,rs1,imm	ADD SF	Imm * 4	CIW	C.ADDI4SI	PN rd',imm	ADDI	rd',sp,imm*4
Synch Synch threa	d I	FENCE	·	Load I	mmediate	CI	C.LI	rd,imm	ADDI	rd,x0,imm
Synch Instr & Da	ta I	FENCE.	Ι	Load U	pper Imm	CI	C.LUI	rd,imm	LUI	rd,imm
System System CAL	L I	SCALL			MoVe	CR	C.MV	rd,rs1	ADD	rd,rs1,x0
System BREA	K I	SBREAK	ζ		SUB	CR	C.SUB	rd,rs1	SUB	rd,rd,rs1
Counters ReaD CYCI	E I	RDCYCI	LE rd	<b>Shifts</b> Shift	Left Imm		C.SLLI	rd,imm		rd,rd,imm
ReaD CYCLE upper Ha	alf I	RDCYCI	LEH rd	Branches	Branch=0	СВ	C.BEQZ	rs1',imm		rs1',x0,imm
ReaD TIN	1E I	RDTIME	E rd		Branch≠0		C.BNEZ	rs1',imm	BNE	rs1',x0,imm
ReaD TIME upper Ha	alf I	RDTIME		Jump	Jump	CJ	C.J	imm		x0,imm
ReaD INSTR RETire	ed I	RDINST	TRET rd	Jum	Register	CR	C.JR	rd,rs1	JALR	x0,rs1,0
ReaD INSTR upper Ha	alf I	RDINST	TRETH rd	Jump & Li	nk J&L		C.JAL	imm		ra,imm
<u> </u>		•		Jump & Lin	k Register	CR	C.JALR	rs1	JALR	ra,rs1,0
				System En	v. BREAK	CI	C.EBREAK		EBREAK	
				,		<u> </u>		it (DVC) Inches		

## **32-bit Instruction Formats**

	31	30	25 24	21	20	19	15	14	12	11 8	7	6 0	CR
R	fu	nct7		rs2		rs1		funct	3	r	d	opcode	
Ι		imm[	11:0]			rs1		funct	3	r	d	opcode	
S	imm	1[11:5]		rs2		rs1		funct	3	imm	[4:0]	opcode	CIW
SB	imm[12]	imm[10:5]		rs2		rs1		funct	}	imm[4:1]	imm[11]	opcode	
U			imn	n[31:1	2]					r	d	opcode	CS
UJ	imm[20]	imm[	10:1]	in	nm[11]	im	m[1	9:12]		r	d	opcode	
													CJ

16-bit (RVC) Instruction Formats										
	15 14 13	12	11 10	9 8 7	6 5	4 3 2	1 0			
	func	t4	r	d/rs1		rs2				
	funct3	imm	r	d/rs1	j	imm				
•	funct3		imn	1		rs2				
۷	funct3		j	imm		rd'	op			
	funct3	im	m	rs1'	imm	rd'	op			
	funct3	im	m	rs1'	imm	rs2′	op			
	funct3	off	set	rs1'	C	offset				
	funct3 jump target									

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.

## Free & Open RISC-V Reference Card (riscv.org)

<b>—</b>					_			<u> </u>
		_		<i><b>Multiply-Divide</b></i>	Instruc			
Category	Name	Fmt	•	tiply-Divide)			64,128}	
Multiply	MULtiply	R	MUL	rd,rs1,rs2	MUL{W D	}	rd,rs1,rs2	
	MULtiply upper Half		MULH	rd,rs1,rs2				
	Ltiply Half Sign/Uns		MULHSU	rd,rs1,rs2				
	tiply upper Half Uns		MULHU	rd,rs1,rs2	DIVITA			
Divide	DIVide	R	DIV	rd,rs1,rs2	DIN{M D	}	rd,rs1,rs2	
Domaindo	DIVide Unsigned		DIVU	rd,rs1,rs2	DEMCELL	,	nd na1 na1	
Remainde	<b>r</b> REMainder REMainder Unsigned	R R	REM	rd,rs1,rs2	REM{W D	-	rd,rs1,rs2	
K			REMU	rd,rs1,rs2	REMU{W	υ}	rd,rs1,rs2	
Category	Name	Fmt	al Atomic Instru RV32A (		ON: KVA	± <i>DV/</i>	64,128}	
Load	Load Reserved	R	LR.W	rd,rs1	LR.{D Q		rd,rs1	
Store	Store Conditional		SC.W	rd,rs1,rs2	SC.{D Q		rd,rs1,rs2	
Swap	SWAP	R	AMOSWAP.W	rd,rs1,rs2		•	rd,rs1,rs2	
Add	ADD	R	AMOADD.W	rd,rs1,rs2	AMOADD.		rd,rs1,rs2	
Logical	XOR		AMOXOR.W	rd,rs1,rs2	AMOXOR.		rd,rs1,rs2	
	AND	R	AMOAND.W	rd,rs1,rs2	AMOAND.		rd,rs1,rs2	
	OR	R	AMOOR.W	rd,rs1,rs2	AMOOR. {		rd,rs1,rs2	
Min/Max	MINimum	R	AMOMIN.W	rd,rs1,rs2	AMOMIN.		rd,rs1,rs2	
l'illi, l'iux	MAXimum	R	AMOMAX.W	rd,rs1,rs2	AMOMAX.			
	MINimum Unsigned	R	AMOMINU.W	rd,rs1,rs2			rd,rs1,rs2	
	MAXimum Unsigned	R	AMOMAXU.W	rd,rs1,rs2			rd,rs1,rs2	
			ng-Point Instru					
Category	Name	Fmt					64,128}	
Move	Move from Integer	R	FMV.{H S}.X	rd,rs1	FMV.{D		rd,rs1	
	Move to Integer	R	FMV.X.{H S}	rd,rs1	FMV.X. {		rd,rs1	
Convert	Convert from Int	R	FCVT. {H   S   D   Q}.	W rd,rs1	FCVT.{H			
Conver	t from Int Unsigned	R	FCVT. $\{H \mid S \mid D \mid Q\}$ .				}.{L T}U rd,rs1	
	Convert to Int	R	FCVT.W.{H S D Q	} rd,rs1	FCVT.{L	T}.{H	S D Q rd,rs1	
Conv	ert to Int Unsigned	R	FCVT.WU.{H S D	Q} rd,rs1	FCVT.{L	T}U.{I	H S D Q rd,rs1	
Load	Load	I	FL{W,D,Q}	rd,rs1,imm			RISC-V Callin	ng Convention
Store	Store	S		rs1,rs2,imm	Register	ABI Naı		Description
Arithmetic	ADD	R		rd,rs1,rs2	x0	zero		Hard-wired zero
	SUBtract	R		rd,rs1,rs2	x1	ra	Caller	Return address
	MULtiply	R	FMUL. {S   D   Q}	rd,rs1,rs2	x2	sp	Callee	Stack pointer
	DIVide			rd,rs1,rs2	х3	gp		Global pointer
	SQuare RooT			rd,rs1	x4	tp		Thread pointer
Mul-Add	Multiply-ADD	R		rd,rs1,rs2,rs3	x5-7	t0-2		Temporaries
	Multiply-SUBtract			rd,rs1,rs2,rs3	x8	s0/fp		Saved register/frame pointer
	e Multiply-SUBtract		FNMSUB. {S D Q}		x9	s1	Callee	Saved register
Sign Injec	gative Multiply-ADD		FNMADD. $\{S \mid D \mid Q\}$		11	a0-1		Function arguments/return values
			FSGNJ. {S D Q}		x12-17	a2-7		Function arguments
INE	egative SiGN source Xor SiGN source	R R	FSGNJN. $\{S D Q\}$		x18-27	s2-11		Saved registers Temporaries
Min/Max	MINimum	R	FSGNJX. $\{S \mid D \mid Q\}$ FMIN. $\{S \mid D \mid Q\}$	rd,rs1,rs2	x28-31 f0-7	t3-t6		FP temporaries
, Hax	MAXimum			rd,rs1,rs2	f8-9	fs0-1		FP saved registers
Compare	Compare Float =			rd,rs1,rs2	f10-11	fa0-1		FP arguments/return values
	Compare Float <			rd,rs1,rs2	f12-17	fa2-		FP arguments
	Compare Float ≤	R		rd,rs1,rs2	f18-27	fs2-11		FP saved registers
Categoriza	ation Classify Type	R	FCLASS. {S D Q}		f28-31	ft8-11		FP temporaries
	tion Read Status	R	FRCSR	rd	120 01	1	Caller	temperaries
_	ead Rounding Mode			rd				
	Read Flags		FRFLAGS	rd				
	Swap Status Reg			rd,rs1				
Sv	wap Rounding Mode			rd,rs1				
	Swap Flags			rd,rs1				
Swap R	ounding Mode Imm			rd,imm				
	Swap Flags Imm			rd,imm				
l				,	11			

RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D, RV32Q). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. Each larger address adds some instructions: 4 for RVM, 11 for RVA, and 6 each for RVF/D/Q. Using regex notation, {} means set, so L{D|Q} is both LD and LQ. See risc.org. (8/21/15 revision)