

Dismiss

# Join GitHub today

GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.

Sign up

Tree: 1f06f3751d ▼

Find file Copy path

rars / PseudoOps.txt




TheThirdOne Fix auipc and lui argument checks

1f06f37 on 7 Jun

1 contributor

Raw Blame History



199 lines (169 sloc) 15.2 KB

```
1 # Copyright (c) 2003-2010, Pete Sanderson and Kenneth Vollmar
2 #
3 # Developed by Pete Sanderson (psanderson@otterbein.edu)
4 # and Kenneth Vollmar (kenvollmar@missouristate.edu)
5 #
6 # Permission is hereby granted, free of charge, to any person obtaining
7 # a copy of this software and associated documentation files (the
8 # "Software"), to deal in the Software without restriction, including
9 # without limitation the rights to use, copy, modify, merge, publish,
10 # distribute, sublicense, and/or sell copies of the Software, and to
11 # permit persons to whom the Software is furnished to do so, subject
12 # to the following conditions:
13 #
14 # The above copyright notice and this permission notice shall be
15 # included in all copies or substantial portions of the Software.
```

```
16 #
17 # THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
18 # EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
19 # MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
20 # IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR
21 # ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF
22 # CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
23 # WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
24 #
25 # (MIT license, http://www.opensource.org/licenses/mit-license.html)
26
27
28 # File containing definitions of MIPS pseudo-ops
29
30 # File format:
31 #   Each line contains specification for one pseudo-op, including optional
32 #   First item is source statement syntax, specified in same "example" par
33 #   Source statement specification ends with a tab. It is followed by a t
34 #   templates to complete and substitute for the pseudo-op.
35 #   Format for specifying syntax of templates is different from specifying
36 #   (n=0,1,2,3,...) is token position in source statement (operator is
37 #   Rn means substitute register found in n'th token of source stateme
38 #   LLn means substitute low order 16-bits from label address in source
39 #   LHn means substitute high order 16-bits from label address in source
40 #   PCLn is similar to LLn except the value substituted will be relative
41 #   PCHn is similar to LHn except the value substituted will be relative
42 #   VLn means substitute low order 16-bits from 32-bit value in source
43 #   VHn means substitute high order 16-bits from 32-bit value in source
44 #   LAB means substitute textual label from last token of source statem
45 #   Everything else is copied as is into the generated statement (you must
46 #   The list of basic instruction templates is optionally followed a descr
47 #   To add optional description, append a tab then the '#' character follow
48 #
49 # See documentation for ExtendedInstruction.makeTemplateSubstitutions() fo
50 #
51 # Matching for a given instruction mnemonic is first-fit not best-fit. I
52 # immediate operand options, they should be listed in that order (16-bit
53 # version will never be matched since the 32-bit version fits small immed
54 #
55 # The pseudo-op specification must start in the first column. If first c
56 #
57 # When specifying the example instruction (first item on line), the conve
```

```

58 # - for a register operand, specify a numbered register (e.g. $t1 or $f1)
59 #   The numerical value is not significant. This is NOT the case when wr
60 #   In the templates, numbered registers are parsed as is (use only $0 and
61 # - for an immediate operand, specify a positive value indicative of the
62 #   a 5 bit value, 100 to represent a 16-bit value, and 100000 to represe
63 # - for a label operand, I use the string "label" (without the quotes).
64 # The idea is to give the parser an example that will be parsed into the
65 # is done by comparing the source token sequence to list of token sequence
66 # IMPORTANT NOTE: The use of $t1,$t2, etc in the instruction sample mean
67 #                   can be used in that position. It is simply a placeholder
68 #                   $1 is used in the template specification, $1 ($at) is
69 #                   instruction! If you want the generated code to echo t
70
71 ##### arithmetic and branch pseudo-ops #####
72
73 nop ;addi x0, x0, 0 ;#NO OPeration
74
75 not t1,t2 ;xori RG1, RG2, -1 ;#Bitwise NOT (bit inversion)
76 mv t1,t2 ;add RG1, x0, RG2 ;#MoVe : Set t1 to contents of t2
77 neg t1,t2 ;sub RG1, x0, RG2 ;#NEGate : Set t1 to negation of t2
78
79 # non-(load and store) pseudo-instructions for floating point (coprocessor)
80 fmv.s f1, f2 ;fsgnj.s RG1, RG2, RG2;# Move the value of f2 to f1
81 fabs.s f1, f2 ;fsgnjx.s RG1, RG2, RG2;# Set f1 to the absolute value of f2
82 fneg.s f1, f2 ;fsgnjn.s RG1, RG2, RG2;# Set f1 to the negation of f2
83
84 sgt t1,t2,t3 ;slt RG1, RG3, RG2 ;#Set Greater Than : if t2 greater than
85 sgtu t1,t2,t3 ;sltu RG1, RG3, RG2 ;#Set Greater Than Unsigned : if t2 greater
86 seqz t1,t2 ;sltiu RG1, RG2, 1 ;#Set Equal to Zero : if t2 == 0 the
87 snez t1,t2 ;sltu RG1, x0, RG2 ;#Set Not Equal to Zero : if t2 != 0 the
88 sgtz t1,t2 ;slt RG1, x0, RG2 ;#Set Greater Than Zero : if t2 > 0 the
89 sltz t1,t2 ;slt RG1, RG2, x0 ;#Set Less Than Zero : if t2 < 0 the
90
91 b label ;jal x0, LAB ;#Branch : Branch to statement at label un
92 beqz t1,label ;beq RG1, x0, LAB ;#Branch if Equal Zero : Branch to stateme
93 bnez t1,label ;bne RG1, x0, LAB ;#Branch if Not Equal Zero : Branch to sta
94 bgez t1,label ;bge RG1, x0, LAB ;#Branch if Greater than or Equal to Zero
95 bltz t1,label ;blt RG1, x0, LAB ;#Branch if Less Than Zero : Branch to sta
96 bgtz t1,label ;blt x0, RG1, LAB ;#Branch if Greater Than: Branch to stateme
97 blez t1,label ;bge x0, RG1, LAB ;#Branch if Less than or Equal to Zero : B
98 bgt t1,t2,label ;blt RG2, RG1, LAB ;#Branch if Greater Than : Branch to
99 bgtu t1,t2,label ;bltu RG2, RG1, LAB ;#Branch if Greater Than Unsigned: Br

```

```

100 ble t1,t2,label ;bge RG2, RG1, LAB ;#Branch if Less or Equal : Branch to
101 bleu t1,t2,label ;bgeu RG2, RG1, LAB ;#Branch if Less or Equal Unsigned :
102
103 j label ;jal x0, LAB ;#Jump : Jump to statement at label
104 jal label ;jal x1, LAB ;#Jump And Link: Jump to statement at label
105 jr t0, -100 ;jalr x0, RG1, VL2;#Jump Register: Jump to address in t0
106 jalr t0, -100 ;jalr x1, RG1, VL2;#Jump And Link Register: Jump to address
107 ret ;jalr x0, x1, 0 ;#Return: return from a subroutine
108 call label ;auipc x6,PCH1 ;jalr x1, x6, PCL1;#CALL: call a far-away
109 tail label ;auipc x6,PCH1 ;jalr x0, x6, PCL1;#TAIL call: tail call
110
111 ##### load/store pseudo-ops start here #####
112 #
113 # Most of these simply provide a variety of convenient memory addressing
114 # specifying load/store address.
115 #
116
117 li t1,-100 ;addi RG1, x0, VL2 ;#Load Immediate : Set t1
118 li t1,10000000 ;lui RG1, VH2 ;addi RG1, RG1, VL2 ;#Load Immediate : Set t1
119
120 la t1,label ;auipc RG1, PCH2 ; addi RG1, RG1, PCL2;#Load Address : Set t1
121
122 lw t1,(t2) ;lw RG1,0(RG3) ;#Load Word : Set t1 to contents of effect
123 lw t1,-100 ;lw RG1, VL2(x0) ;#Load Word : Set t1 to contents of effect
124 lw t1,10000000 ;lui RG1, VH2 ;lw RG1, VL2(RG1) ;#Load Word : Set t1 to
125 lw t1,label ;auipc RG1, PCH2 ;lw RG1, PCL2(RG1) ;#Load Word : Set t
126
127 sw t1,(t2) ;sw RG1,0(RG3) ;#Store Word : Store t1 contents into e
128 sw t1,-100 ;sw RG1, VL2(x0) ;#Store Word : Store $t1 contents into
129 sw t1,10000000,t2 ;lui RG3, VH2 ;sw RG1, VL2(RG3) ;#Store Word : Store
130 sw t1,label,t2 ;auipc RG3, PCH2 ;sw RG1, PCL2(RG3) ;#Store Word : Store
131
132 lh t1,(t2) ;lh RG1, 0(RG3) ;#Load Halfword : Set t1 to sign-extended
133 lh t1,-100 ;lh RG1, VL2(x0) ;#Load Halfword : Set t1 to sign-extended
134 lh t1,10000000 ;lui RG1, VH2 ;lh RG1, VL2(RG1) ;#Load Halfword : Set t
135 lh t1,label ;auipc RG1, PCH2 ;lh RG1, PCL2(RG1) ;#Load Halfword : S
136
137 sh t1,(t2) ;sh RG1,0(RG3) ;#Store Halfword : Store the low-order
138 sh t1,-100 ;sh RG1, VL2(x0) ;#Store Halfword : Store the low-order
139 sh t1,10000000,t2 ;lui RG3, VH2 ;sh RG1, VL2(RG3) ;#Store Halfword : S
140 sh t1,label,t2 ;auipc RG3, PCH2 ;sh RG1, PCL2(RG3) ;#Store Halfword : S
141

```

```

142 lb t1,(t2) ;lb RG1,0(RG3) ;#Load Byte : Set t1 to sign-extended 8-bit
143 lb t1,-100 ;lb RG1, VL2(x0) ;#Load Byte : Set $1 to sign-extended 8-bit
144 lb t1,10000000 ;lui RG1, VH2 ;lb RG1, VL2(RG1) ;#Load Byte : Set $t1 to
145 lb t1,label ;auipc RG1, PCH2 ;lb RG1, PCL2(RG1) ;#Load Byte : Set $
146
147 sb t1,(t2) ;sb RG1,0(RG3) ;#Store Byte : Store the low-order 8 bits
148 sb t1,-100 ;sb RG1, VL2(x0) ;#Store Byte : Store the low-order 8 bits
149 sb t1,10000000,t2 ;lui RG3, VH2 ;sb RG1, VL2(RG3) ;#Store Byte : Store
150 sb t1,label,t2 ;auipc RG3, PCH2 ;sb RG1, PCL2(RG3) ;#Store Byte : Store
151
152 lhu t1,(t2) ;lhu RG1,0(RG3) ;#Load Halfword Unsigned : Set t1 to zero
153 lhu t1,-100 ;lhu RG1, VL2(x0) ;#Load Halfword Unsigned : Set t1 to zero
154 lhu t1,10000000 ;lui RG1, VH2 ;lhu RG1, VL2(RG1) ;#Load Halfword Unsigned
155 lhu t1,label ;auipc RG1, PCH2 ;lhu RG1, PCL2(RG1) ;#Load Halfword Unsigned
156
157 lbu t1,(t2) ;lbu RG1,0(RG3) ;#Load Byte Unsigned : Set $t1 to zero-extended
158 lbu t1,-100 ;lbu RG1, VL2(x0) ;#Load Byte Unsigned : Set $t1 to zero-extended
159 lbu t1,10000000 ;lui RG1, VH2 ;lbu RG1, VL2(RG1) ;#Load Byte Unsigned
160 lbu t1,label ;auipc RG1, PCH2 ;lbu RG1, PCL2(RG1) ;#Load Byte Unsigned
161
162 # load and store pseudo-instructions for floating point (coprocessor 1) register
163 flw f1,(t2) ;flw RG1,0(RG3) ;#Load Word Coprocessor 1 : Set f1 to 32-bit
164 flw f1,-100 ;flw RG1, VL2(x0);#Load Word Coprocessor 1 : Set f1 to 32-bit
165 flw f1,10000000,t3;lui RG3, VH2 ;flw RG1, VL2(RG3) ;#Load Word Coprocessor
166 flw f1,label, t3;auipc RG3, PCH2 ;flw RG1, PCL2(RG3);#Load Word Coprocessor
167
168 fsw f1,(t2) ;fsw RG1,0(RG3) ;#Store Word Coprocessor 1 : Store 32-bit
169 fsw f1,-100 ;fsw RG1, VL2(x0);#Store Word Coprocessor 1 : Store 32-bit
170 fsw f1,10000000,t3;lui RG3, VH2 ;fsw RG1, VL2(RG3) ;#Store Word Coprocessor
171 fsw f1,label, t3;auipc RG3, PCH2 ;fsw RG1, PCL2(RG3);#Store Word Coprocessor
172
173
174 ##### CSR pseudo-ops #####
175
176 csrr t1, 100 ;csrrs RG1, RG2, x0 ;#Read control and status register
177 csrwr t1, 100 ;csrrw x0, RG2, RG1 ;#Write control and status register
178 csrrs t1, 100 ;csrrs x0, RG2, RG1 ;#Set bits in control and status register
179 csrrc t1, 100 ;csrrc x0, RG2, RG1 ;#Clear bits in control and status register
180
181 csrrwi 100, 100 ;csrrwi x0, RG1, RG2 ;#Write control and status register
182 csrrsi 100, 100 ;csrrsi x0, RG1, RG2 ;#Set bits in control and status register
183 csrrci 100, 100 ;csrrci x0, RG1, RG2 ;#Clear bits in control and status register

```

```
184
185 frcsr t1      ; csrrs RG1, 0x003, x0 ;#Read FP control/status register
186 fscsr t1, t2 ; csrrw RG1, 0x003, RG2 ;#Swap FP control/status register
187 fscsr t1      ; csrrs x0, 0x003, RG1 ;#Write FP control/status register
188
189 frmr t1       ; csrrs RG1, 0x003, x0 ;#Read FP rounding mode
190 fsmr t1, t2   ; csrrw RG1, 0x003, RG2 ;#Swap FP rounding mode
191 fsmr t1       ; csrrs x0, 0x003, RG1 ;#Write FP rounding mode
192 fsmrmi t1, 100 ; csrrwi RG1, 0x003, RG2 ;#Swap FP rounding mode, immediate
193 fsmrmi 100     ; csrrsi x0, 0x003, RG1 ;#Write FP rounding mode, immediate
194
195 frflags t1     ; csrrs RG1, 0x003, x0 ;#Read FP exception flags
196 fsflags t1, t2 ; csrrw RG1, 0x003, RG2 ;#Swap FP exception flags
197 fsflags t1     ; csrrs x0, 0x003, RG1 ;#Write FP exception flags
198 fsflagsi t1, 100 ; csrrwi RG1, 0x003, RG2 ;#Swap FP exception flags, immediate
199 fsflagsi 100    ; csrrsi x0, 0x003, RG1 ;#Write FP exception flags, immediate
```