Join GitHub today

Dismiss

GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.

Sign up

Tree: 1f06f3751d ▼

Find file

Copy path

rars / PseudoOps.txt

TheThirdOne Fix auipc and lui argument checks

History

1f06f37 on 7 Jun

Blame

1 contributor

Raw

13 14

15

199 lines (169 sloc) 15.2 KB # Copyright (c) 2003-2010, Pete Sanderson and Kenneth Vollmar 2 # Developed by Pete Sanderson (psanderson@otterbein.edu) # and Kenneth Vollmar (kenvollmar@missouristate.edu) # Permission is hereby granted, free of charge, to any person obtaining # a copy of this software and associated documentation files (the # "Software"), to deal in the Software without restriction, including 8 9 # without limitation the rights to use, copy, modify, merge, publish, # distribute, sublicense, and/or sell copies of the Software, and to # permit persons to whom the Software is furnished to do so, subject 11 # to the following conditions: 12

The above copyright notice and this permission notice shall be

included in all copies or substantial portions of the Software.

```
16
     # THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
17
     # EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
18
19
     # MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
20
     # IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR
     # ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF
21
22
     # CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
     # WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
23
24
     # (MIT license, http://www.opensource.org/licenses/mit-license.html)
25
26
27
28
     # File containing definitions of MIPS pseudo-ops
29
30
     # File format:
31
         Each line contains specification for one pseudo-op, including optional
         First item is source statement syntax, specified in same "example" par
32
         Source statement specification ends with a tab. It is followed by a t
33
34
         templates to complete and substitute for the pseudo-op.
         Format for specifying syntax of templates is different from specifying
35
36
            (n=0,1,2,3,...) is token position in source statement (operator is
     #
37
     #
            RGn means substitute register found in n'th token of source stateme
            LLn means substitute low order 16-bits from label address in source
38
            LHn means substitute high order 16-bits from label address in source
39
40
     #
            PCLn is similar to LLn except the value substituted will be relative
            PCHn is similar to LHn except the value substituted will be relative
41
            VLn means substitute low order 16-bits from 32-bit value in source
42
43
            VHn means substitute high order 16-bits from 32-bit value in source
            LAB means substitute textual label from last token of source statem
44
45
         Everything else is copied as is into the generated statement (you must
46
         The list of basic instruction templates is optionally followed a descr
         To add optional description, append a tab then the '#' character follow
47
     #
48
49
     #
        See documentation for ExtendedInstruction.makeTemplateSubstitutions() for
50
        Matching for a given instruction mnemonic is first-fit not best-fit.
51
52
        immediate operand options, they should be listed in that order (16-bit
        version will never be matched since the 32-bit version fits small immed
53
54
     #
        The pseudo-op specification must start in the first column. If first column.
55
     #
57
        When specifying the example instruction (first item on line), the conve
```

```
58
     # - for a register operand, specify a numbered register (e.g. $t1 or $f1)
          The numerical value is not significant. This is NOT the case when wr
59
          In the templates, numbered registers are parsed as is (use only $0 and
60
61
       - for an immediate operand, specify a positive value indicative of the
          a 5 bit value, 100 to represent a 16-bit value, and 100000 to represe
62
        - for a label operand, I use the string "label" (without the quotes).
63
        The idea is to give the parser an example that will be parsed into the
64
        is done by comparing the source token sequence to list of token sequence
65
        IMPORTANT NOTE: The use of $t1,$t2, etc in the instruction sample mean
66
                        can be used in that position. It is simply a placehole
67
     #
     #
                        $1 is used in the template specification, $1 ($at) is
68
                        instruction! If you want the generated code to echo t
69
70
71
     72
73
     nop ;addi x0, x0, 0 ;#NO OPeration
74
75
     not t1,t2 ;xori RG1, RG2, -1 ;#Bitwise NOT (bit inversion)
76
     mv t1,t2 ;add RG1, x0, RG2 ;#MoVe : Set t1 to contents of t2
     neg t1,t2 ;sub RG1, x0, RG2 ;#NEGate : Set t1 to negation of t2
77
78
     # non-(load and store) pseudo-instructions for floating point (coprocessor
79
80
     fmv.s f1, f2; fsgnj.s RG1, RG2, RG2; # Move the value of f2 to f1
     fabs.s f1, f2 ;fsgnjx.s RG1, RG2, RG2;# Set f1 to the absolute value of f2
81
82
     fneg.s f1, f2 ;fsgnjn.s RG1, RG2, RG2;# Set f1 to the negation of f2
83
84
     sgt t1,t2,t3 ;slt RG1, RG3, RG2 ;#Set Greater Than : if t2 greater than
85
     sgtu t1,t2,t3 ;sltu RG1, RG3, RG2 ;#Set Greater Than Unsigned : if t2 great
                  ;sltiu RG1, RG2, 1 ;#Set EQual to Zero :
                                                               if t2 == 0 the
86
     seqz t1,t2
87
     snez t1,t2
                  ;sltu RG1, x0, RG2 ;#Set Not Equal to Zero : if t2 != 0 the
88
     sgtz t1,t2
                 ;slt RG1, x0, RG2 ;#Set Greater Than Zero : if t2 > 0 the
89
     sltz t1,t2
                 ;slt RG1, RG2, x0 ;#Set Less Than Zero : if t2 < 0 the
90
91
     b label
                  ;jal x0, LAB
                                    ;#Branch : Branch to statement at label un
     begz t1, label ; beg RG1, x0, LAB ; #Branch if EQual Zero : Branch to stateme
92
     bnez t1, label ; bne RG1, x0, LAB ; #Branch if Not Equal Zero : Branch to sta
93
94
     bgez t1, label ;bge RG1, x0, LAB ;#Branch if Greater than or Equal to Zero
     bltz t1,label ;blt RG1, x0, LAB ;#Branch if Less Than Zero : Branch to sta
95
     bgtz t1, label ;blt x0, RG1, LAB ;#Branch if Greater Than: Branch to statem
96
97
     blez t1,label ;bge x0, RG1, LAB ;#Branch if Less than or Equal to Zero : B
     bgt t1,t2,label ;blt RG2, RG1, LAB ;#Branch if Greater Than : Branch to
98
99
     bgtu t1,t2,label ;bltu RG2, RG1, LAB ;#Branch if Greater Than Unsigned: Br
```

```
100
      ble t1,t2,label ;bge RG2, RG1, LAB ;#Branch if Less or Equal : Branch to
      bleu t1,t2,label ;bgeu RG2, RG1, LAB ;#Branch if Less or Equal Unsigned :
101
102
103
      j label
                    ;jal x0, LAB
                                     ;#Jump : Jump to statement at label
104
      jal label
                    ; jal x1, LAB
                                     ;#Jump And Link: Jump to statement at lab
      jr t0, -100
105
                    ; jalr x0, RG1, VL2; #Jump Register: Jump to address in t0
      jalr t0, -100
                    ;jalr x1, RG1, VL2;#Jump And Link Register: Jump to address
106
                    ;jalr x0, x1, 0
                                     ;#Return: return from a subroutine
107
      ret
      call label
                    ;auipc x6,PCH1 ;jalr x1, x6, PCL1;#CALL: call a far-away
108
      tail label
                    ;auipc x6,PCH1
                                     ;jalr x0, x6, PCL1; #TAIL call: tail call
109
110
111
      112
113
      # Most of these simply provide a variety of convenient memory addressing |
      # specifying load/store address.
114
115
      #
116
                    ;addi RG1, x0, VL2
117
      li t1,-100
                                                     ;#Load Immediate : Set t1
118
      li t1,10000000 ;lui RG1, VH2 ;addi RG1, RG1, VL2 ;#Load Immediate : Set t1
119
      la t1, label ; auipc RG1, PCH2; addi RG1, RG1, PCL2; #Load Address: Set t1
120
121
122
      lw t1,(t2)
                    ;lw RG1,0(RG3) ;#Load Word : Set t1 to contents of effect
123
      lw t1,-100
                    ; lw RG1, VL2(x0) ; #Load Word : Set t1 to contents of effect
124
      lw t1,10000000 ;lui RG1, VH2 ;lw RG1, VL2(RG1) ;#Load Word : Set t1 to
      lw t1, label
                       ;auipc RG1, PCH2 ;lw RG1, PCL2(RG1) ;#Load Word : Set t
125
126
127
      sw t1,(t2)
                      ;sw RG1,0(RG3) ;#Store Word : Store t1 contents into e
                       ;sw RG1, VL2(x0) ;#Store Word : Store $t1 contents into
128
      sw t1,-100
129
      sw t1,10000000,t2 ;lui RG3, VH2 ;sw RG1, VL2(RG3) ;#Store Word : Store
130
      sw t1,label,t2 ;auipc RG3, PCH2;sw RG1, PCL2(RG3);#Store Word: Store
131
132
      lh t1,(t2)
                    ; lh RG1,
                              0(RG3) ;#Load Halfword : Set t1 to sign-extended
133
      lh t1,-100
                    ; lh RG1, VL2(x0) ; #Load Halfword : Set t1 to sign-extended
      lh t1,10000000 ;lui RG1, VH2
                                   ; lh RG1, VL2(RG1) ; #Load Halfword : Set t
134
                       ;auipc RG1, PCH2; lh RG1, PCL2(RG1); #Load Halfword: S
      lh t1, label
135
136
      sh t1,(t2)
                      ;sh RG1,0(RG3) ;#Store Halfword : Store the low-order
137
                       ;sh RG1, VL2(x0) ;#Store Halfword : Store the low-order
138
      sh t1,-100
      sh t1,10000000,t2 ;lui RG3, VH2 ;sh RG1, VL2(RG3) ;#Store Halfword : S
139
140
      sh t1,label,t2
                      ;auipc RG3, PCH2 ;sh RG1, PCL2(RG3) ;#Store Halfword : S
141
```

```
142
      lb t1,(t2)
                     ;lb RG1,0(RG3) ;#Load Byte : Set t1 to sign-extended 8-bi
      lb t1,-100
                     ; lb RG1, VL2(x0) ; #Load Byte : Set $1 to sign-extended 8-bi
143
      lb t1,10000000 ;lui RG1, VH2 ;lb RG1, VL2(RG1) ;#Load Byte : Set $t1 to
144
145
      lb t1,label
                        ;auipc RG1, PCH2 ;lb RG1, PCL2(RG1) ;#Load Byte : Set $
146
                                        ;#Store Byte : Store the low-order 8 bi
147
      sb t1,(t2)
                       ;sb RG1,0(RG3)
148
      sb t1,-100
                       ;sb RG1, VL2(x0) ;#Store Byte : Store the low-order 8 bi
      sb t1,10000000,t2 ;lui RG3, VH2 ;sb RG1, VL2(RG3) ;#Store Byte : Store
149
      sb t1, label, t2
                       ;auipc RG3, PCH2 ;sb RG1, PCL2(RG3) ;#Store Byte : Store
150
151
      lhu t1,(t2)
152
                     ; lhu RG1,0(RG3)
                                       ;#Load Halfword Unsigned : Set t1 to zero
      lhu t1,-100
                      ; lhu RG1, VL2(x0) ; #Load Halfword Unsigned : Set t1 to zero
153
154
      lhu t1,10000000 ;lui RG1, VH2
                                      ; lhu RG1, VL2(RG1) ; #Load Halfword Unsi
      lhu t1, label
                     ;auipc RG1, PCH2 ;lhu RG1, PCL2(RG1) ;#Load Halfword Unsi
155
156
157
      lbu t1,(t2)
                     ;lbu RG1,0(RG3) ;#Load Byte Unsigned : Set $t1 to zero-e
158
      lbu t1,-100
                      ; lbu RG1, VL2(x0) ; #Load Byte Unsigned : Set $t1 to zero-e
      lbu t1,10000000 ;lui RG1, VH2
                                      ;lbu RG1, VL2(RG1) ;#Load Byte Unsigned
159
160
      lbu t1, label
                      ;auipc RG1, PCH2; lbu RG1, PCL2(RG1); #Load Byte Unsigned
161
      # load and store pseudo-instructions for floating point (coprocessor 1) re
162
                     ;flw RG1,0(RG3) ;#Load Word Coprocessor 1 : Set f1 to 32-
163
      flw f1,(t2)
164
      flw f1,-100
                     ;flw RG1, VL2(x0);#Load Word Coprocessor 1 : Set f1 to 32-
      flw f1,10000000,t3;lui RG3, VH2 ;flw RG1, VL2(RG3) ;#Load Word Coproces
165
166
      flw f1, label, t3; auipc RG3, PCH2; flw RG1, PCL2(RG3); #Load Word Coprocesso
167
      fsw f1,(t2)
                    ;fsw RG1,0(RG3) #Store Word Coprocessor 1 : Store 32-bit
168
169
      fsw f1,-100
                     ;fsw RG1, VL2(x0);#Store Word Coprocessor 1 : Store 32-bit
170
      fsw f1,10000000,t3;lui RG3, VH2 ;fsw RG1, VL2(RG3) ;#Store Word Coproce
171
      fsw f1,label, t3;auipc RG3, PCH2;fsw RG1, PCL2(RG3);#Store Word Coprocess
172
173
174
      175
176
      csrr t1, 100 ;csrrs RG1, RG2, x0 ;#Read control and status register
      csrw t1, 100 ;csrrw x0, RG2, RG1 ;#Write control and status register
177
178
      csrs t1, 100 ;csrrs x0, RG2, RG1 ;#Set bits in control and status register
      csrc t1, 100 ;csrrc x0, RG2, RG1 ;#Clear bits in control and status regist
179
180
181
      csrwi 100, 100 ;csrrwi x0, RG1, RG2 ;#Write control and status register
      csrsi 100, 100 ;csrrsi x0, RG1, RG2 ;#Set bits in control and status regis
182
183
      csrci 100, 100 ;csrrci x0, RG1, RG2 ;#Clear bits in control and status reg
```

```
184
      frcsr t1
                   ; csrrs RG1, 0x003, x0 ;#Read FP control/status register
185
      fscsr t1, t2; csrrw RG1, 0x003, RG2; #Swap FP control/status register
186
187
      fscsr t1
                   ; csrrs x0, 0x003, RG1; #Write FP control/status register
188
189
      frrm t1
                   ; csrrs RG1, 0x003, x0 ; #Read FP rounding mode
190
      fsrm t1, t2 ; csrrw RG1, 0x003, RG2 ; #Swap FP rounding mode
                   ; csrrs x0, 0x003, RG1; #Write FP rounding mode
191
      fsrm t1
      fsrmi t1, 100; csrrwi RG1, 0x003, RG2; #Swap FP rounding mode, immediate
192
                    ; csrrsi x0, 0x003, RG1 ;#Write FP rounding mode, immediate
193
      fsrmi 100
194
195
      frflags t1
                      ; csrrs RG1, 0x003, x0 ; #Read FP exception flags
196
      fsflags t1, t2 ; csrrw RG1, 0x003, RG2 ; #Swap FP exception flags
                      ; csrrs x0, 0x003, RG1 ;#Write FP exception flags
197
      fsflags t1
198
      fsflagsi t1, 100; csrrwi RG1, 0x003, RG2; #Swap FP exception flags, immed
                       ; csrrsi x0, 0x003, RG1; #Write FP exception flags, imme
199
      fsflagsi 100
```